Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    HSP50210 Search Results

    SF Impression Pixel

    HSP50210 Price and Stock

    Intersil Corporation HSP50210JI-52Z

    Digital Costas Loop 5V 84-Pin PLCC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Verical HSP50210JI-52Z 312 6
    • 1 -
    • 10 $62.85
    • 100 $59.075
    • 1000 $53.425
    • 10000 $53.425
    		Buy Now
    Quest Components HSP50210JI-52Z 6
    • 1 $67.32
    • 10 $63.954
    • 100 $63.954
    • 1000 $63.954
    • 10000 $63.954
    		Buy Now

    Harris Semiconductor HSP50210JI-52

    HSP50210JI-52
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Verical HSP50210JI-52 180 3
    • 1 -
    • 10 $136.6625
    • 100 $128.4625
    • 1000 $116.1625
    • 10000 $116.1625
    		Buy Now

    Harris Semiconductor HSP50210JC-52

    IC,LOOP TRANSCEIVER/DETECTOR,LDCC,84PIN,PLASTIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Quest Components HSP50210JC-52 9
    • 1 $140
    • 10 $119
    • 100 $119
    • 1000 $119
    • 10000 $119
    		Buy Now
    HSP50210JC-52 1
    • 1 $111.494
    • 10 $111.494
    • 100 $111.494
    • 1000 $111.494
    • 10000 $111.494
    		Buy Now

    HSP50210 Datasheets (20)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    HSP50210 Harris Semiconductor Demodulator Original PDF
    HSP50210 Harris Semiconductor Digital Costas Loop Original PDF
    HSP50210 Intersil Digital Costas Loop Original PDF
    HSP50210JC-52 Intersil Data Conversion Binary Code Formats Original PDF
    HSP50210JC-52 Intersil Implementing Polyphase Filtering with the HSP50110 (DQT) HSP50210 (DCL) and the HSP43168 (DFF) Original PDF
    HSP50210JC-52 Intersil Digital Costas Loop Original PDF
    HSP50210JC-52 Intersil HSP50110-HSP50210, SATCOM Modem Chipset Evaluation Platform Original PDF
    HSP50210JC-52 Intersil Loading Custom Digital Filters Into the HSP50110-210EVAL Original PDF
    HSP50210JC-52 Intersil Digital Costas Loop; Temperature Range: 0°C to 70°C; Package: 84-PLCC Original PDF
    HSP50210JC-52 Intersil Digital Costas Loop Original PDF
    HSP50210JC-52 Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    HSP50210JC-52Z Intersil Digital Costas Loop; Temperature Range: 0°C to 70°C; Package: 84-PLCC Original PDF
    HSP50210JI-52 Intersil Digital Costas Loop Original PDF
    HSP50210JI-52 Intersil Implementing Polyphase Filtering with the HSP50110 (DQT) HSP50210 (DCL) and the HSP43168 (DFF) Original PDF
    HSP50210JI-52 Intersil Digital Costas Loop Original PDF
    HSP50210JI-52 Intersil Digital Costas Loop; Temperature Range: -40°C to 85°C; Package: 84-PLCC Original PDF
    HSP50210JI-52 Intersil HSP50110-HSP50210, SATCOM Modem Chipset Evaluation Platform Original PDF
    HSP50210JI-52 Intersil Digital Costas Loop Original PDF
    HSP50210JI-52 Intersil Loading Custom Digital Filters Into the HSP50110-210EVAL Original PDF
    HSP50210JI-52Z Intersil Digital Costas Loop; Temperature Range: -40°C to 85°C; Package: 84-PLCC Original PDF

    HSP50210 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: HSP50210 Data Sheet July 2, 2008 FN3652.5 Digital Costas Loop Features The Digital Costas Loop DCL performs many of the baseband processing tasks required for the demodulation of BPSK, QPSK, 8-PSK, OQPSK, FSK, AM and FM waveforms. These tasks include matched filtering, carrier


    Original     		HSP50210 FN3652 HSP50110 52MHz PDF

    rAised cosine FILTER

    Abstract: 210E raised cosine HSP43124 HSP50110 HSP50210
    Text: Loading Custom Digital Filters Into the HSP50110/210EVAL Application Note January 1999 AN9676.1 Author: Paul Chen Introduction The HSP50110/210EVAL was intended to showcase the demodulation capabilities of the HSP50110 Digital Quadrature Tuner DQT and the HSP50210 Digital Costas Loop (DCL).


    Original     		HSP50110/210EVAL AN9676 HSP50110/210EVAL HSP50110 HSP50210 10-bit 52MHz. HSP43124, rAised cosine FILTER 210E raised cosine HSP43124 PDF

    040151

    Abstract: HI5721 HI5731 HI5741 HSP43124 HSP43168 HSP50110 HSP50210 HSP50210JC-52 HSP50210JI-52
    Text: HSP50210 Data Sheet January 1999 File Number Digital Costas Loop Features The Digital Costas Loop DCL performs many of the baseband processing tasks required for the demodulation of BPSK, QPSK, 8-PSK, OQPSK, FSK, AM and FM waveforms. These tasks include matched filtering, carrier


    Original     		HSP50210 HSP50110 52MHz 040151 HI5721 HI5731 HI5741 HSP43124 HSP43168 HSP50110 HSP50210 HSP50210JC-52 HSP50210JI-52 PDF

    costas loop

    Abstract: HSP50110 210E CXA3086Q HI3026AJCQ HI3026JCQ HI3086JCQ HSP43124 HSP43168 HSP43216
    Text: Digital Signal Processing Application Notes Harris Semiconductor No. AN9658 Digital Signal Processing January 1997 Implementation of a High Rate Radio Receiver HSP43124, HSP43168, HSP43216, HSP50110, HSP50210 Authors: John Henkelman and David Damerow Features


    Original     		AN9658 HSP43124, HSP43168, HSP43216, HSP50110, HSP50210) 140MHz 1-800-4-HARRIS costas loop HSP50110 210E CXA3086Q HI3026AJCQ HI3026JCQ HI3086JCQ HSP43124 HSP43168 HSP43216 PDF

    phase sequence detector

    Abstract: HSP50210 R000 R001 W001 W010 W101
    Text: Interfacing With the HSP50210 DCL Lock Detector TM Application Note May 1999 AN9656 Introduction Lock Detection Control Modes This Application Note will provide additional information on interfacing the DCL Lock Detector circuitry. The primary purpose of this Application Note is to answer some


    Original     		HSP50210 AN9656 HSP50210? phase sequence detector R000 R001 W001 W010 W101 PDF

    costas loop

    Abstract: rs232 connector pin DIAGRAM psk demodulator quadrature costas loop
    Text: HSP50110/210EVAL Semiconductor U s e r's M a n m il January /99 9 File N u m b e r 4 1 49.1 DSP Demodulator Evaluation Board Features Evaluation Kit • Evaluation Kit for the HSP50110 Digital Quadrature Tuner and the HSP50210 Digital Costas Loop The HSP50110/21OEVAL kit consists of a circuit board, a


    OCR Scan     		HSP50110/210EVAL HSP50110/21OEVAL HSP50110 HSP43124 HSP50210 1-000-4-HARRIS costas loop rs232 connector pin DIAGRAM psk demodulator quadrature costas loop PDF

    soft decision FEC decoder 500 MSPS

    Abstract: No abstract text available
    Text: HSP50210 Data Sheet File Number Digital Costas Loop Features The Digital Costas Loop DCL performs many of the baseband processing tasks required for the demodulation of BPSK, QPSK, 8-PSK, OQPSK, FSK, AM and FM waveforms. These tasks include matched filtering, carrier


    Original     		HSP50210 HSP50110 HSP50210 soft decision FEC decoder 500 MSPS PDF

    BPSK DEMODULATORS

    Abstract: HI5721 HI5731 HI5741 HSP43168 HSP50110 HSP50210 HSP50210JC-52 HSP50210JI-52 qpsk v.26 modem
    Text: HSP50210 TM Data Sheet January 1999 File Number Digital Costas Loop Features The Digital Costas Loop DCL performs many of the baseband processing tasks required for the demodulation of BPSK, QPSK, 8-PSK, OQPSK, FSK, AM and FM waveforms. These tasks include matched filtering, carrier


    Original     		HSP50210 HSP50110 52MHz BPSK DEMODULATORS HI5721 HI5731 HI5741 HSP43168 HSP50110 HSP50210 HSP50210JC-52 HSP50210JI-52 qpsk v.26 modem PDF

    1N5908 diode

    Abstract: ftp 50210 BPSK demodulator ACT04 MOTOROLA XC68HC711K4CFN4 CB-27N IC 232 XC68HC711 CD74ACT574 68HC11
    Text: HSP50110/210EVAL TM User’s Manual January 1999 File Number 4149.1 DSP Demodulator Evaluation Board Features Evaluation Kit • Evaluation Kit for the HSP50110 Digital Quadrature Tuner and the HSP50210 Digital Costas Loop The HSP50110/210EVAL kit consists of a circuit board, a


    Original     		HSP50110/210EVAL HSP50110 HSP50210 HSP50110/210EVAL HSP43124 HSP50210 1N5908 diode ftp 50210 BPSK demodulator ACT04 MOTOROLA XC68HC711K4CFN4 CB-27N IC 232 XC68HC711 CD74ACT574 68HC11 PDF

    costas loop

    Abstract: 140MHz IF TUNER IC costas loop bpsk 210E CXA3086Q HI3026AJCQ HI3026JCQ HI3086JCQ AN9658 HSP43168
    Text: Implementation of a High Rate Radio Receiver HSP43124, HSP43168, HSP43216, HSP50110, HSP50210 Application Note January 1990 Features TABLE 1. INTERSIL DSP PRODUCTS FOR HIGH RATE DIGITAL RADIO RECEIVERS • Modulation Formats: BPSK, QPSK, SQPSK, 8-PSK, FM,


    Original     		HSP43124, HSP43168, HSP43216, HSP50110, HSP50210) AN9658 90MHz HSP50210 HSP43168 HSP50110 costas loop 140MHz IF TUNER IC costas loop bpsk 210E CXA3086Q HI3026AJCQ HI3026JCQ HI3086JCQ PDF

    cic compensation filter

    Abstract: No abstract text available
    Text: Implementing Polyphase Filtering with the HSP50110 DQT , HSP50210 (DCL) and the HSP43168 (DFF) Application Note January 1999 AN9661.1 Authors: John Henkelman and David Damerow Introduction [ /Title (AN96 61) /Subject (Implementing Polyph ase Filtering with


    Original     		HSP50110 HSP50210 HSP43168 AN9661 HSP50 HSP43 HSP50110 HSP50210 cic compensation filter PDF

    4bit by 3bit binary multiplier block diagram

    Abstract: BPSK DEMODULATORS HI5721 HI5731 HI5741 HSP43124 HSP43168 HSP50110 HSP50210 HSP50210JC-52
    Text: HSP50210 S E M I C O N D U C T O R Digital Costas Loop January 1997 Features Description • Clock Rates Up to 52MHz The Digital Costas Loop DCL performs many of the baseband processing tasks required for the demodulation of BPSK, QPSK, 8-PSK, OQPSK, FSK, AM and FM


    Original     		HSP50210 52MHz HSP50110 4bit by 3bit binary multiplier block diagram BPSK DEMODULATORS HI5721 HI5731 HI5741 HSP43124 HSP43168 HSP50110 HSP50210 HSP50210JC-52 PDF

    Untitled

    Abstract: No abstract text available
    Text: HSP50210 Semiconductor J a n u a r y 19 99 Digital Costas Loop Features The Digital Costas Loop DCL performs many of the baseband processing tasks required for the demodulation of BPSK, QPSK, 8-PSK, OQPSK, FSK, AM and FM waveforms. These tasks include matched filtering, carrier


    OCR Scan     		HSP50210 HSP50110 HSP50210 PDF

    digital FIR Filter using multiplier

    Abstract: signal path designer
    Text: u A | ? i 7| C Sem iconductor Im plem enting Polyphase Filtering w ith the HSP50110 DQT , I HSP50210(DCL) and the HSP43168(DFF) A p p lic a t io n N o te J a n u a ry 1999 I A N 9661 .1 Authors: John Henkelman and David Damerow Introduction t a b l e 1. i n t e r p o l a t e b y 3 d e c im a te b y 5


    OCR Scan     		HSP50110 HSP50210 HSP43168 HSP50110 digital FIR Filter using multiplier signal path designer PDF

    costas loop

    Abstract: costas loop bpsk smd+diode+marking+3fs
    Text: Implementation of a High Rate Radio Receiver HSP43124, HSP43168, HSP43216, HSP50110, HSP50210 Application Note January 1999 AN9658.1 Authors: John Henkelman and David Damerow Features [ /Title (AN96 58) /Subject (Implementation of a High Rate Radio Receiv


    Original     		HSP43124, HSP43168, HSP43216, HSP50110, HSP50210) AN9658 HSP43 HSP50 costas loop costas loop bpsk smd+diode+marking+3fs PDF

    32-bit adder

    Abstract: ic 9661 C127 C128 C159 C160 C193 C224 HSP43168 HSP50110
    Text: TM Implementing Polyphase Filtering with the HSP50110 DQT , HSP50210 (DCL) and the HSP43168 (DFF) Application Note January 1998 AN9661.1 Authors: John Henkelman and David Damerow Introduction Polyphase resampling filters are often used for timing adjustments in bit synchronizer loops. They are most


    Original     		HSP50110 HSP50210 HSP43168 AN9661 HSP50110 HSP50210 HSP43168 32-bit adder ic 9661 C127 C128 C159 C160 C193 C224 PDF

    210E

    Abstract: CXA3086Q HI3026AJCQ HI3026JCQ HI3086JCQ HSP43124 HSP43168 HSP43216 HSP50110 HSP50210
    Text: Implementation of a High Rate Radio Receiver HSP43124, HSP43168, HSP43216, HSP50110, HSP50210 TM Application Note January 19990 AN9658.1 Features TABLE 1. INTERSIL DSP PRODUCTS FOR HIGH RATE DIGITAL RADIO RECEIVERS • Modulation Formats: BPSK, QPSK, SQPSK, 8-PSK, FM,


    Original     		HSP43124, HSP43168, HSP43216, HSP50110, HSP50210) AN9658 HSP43168 HSP50210 HSP50110 HSP43216 210E CXA3086Q HI3026AJCQ HI3026JCQ HI3086JCQ HSP43124 PDF

    marking code 52Z

    Abstract: 4bit by 3bit binary multiplier circuit diagram tcl 110011 ic marking code 43b marking code 52Z transistor TCP 8108 HI5721 HI5731 marking ACQ HSP50110
    Text: HSP50210 Data Sheet July 2, 2008 FN3652.5 Digital Costas Loop Features The Digital Costas Loop DCL performs many of the baseband processing tasks required for the demodulation of BPSK, QPSK, 8-PSK, OQPSK, FSK, AM and FM waveforms. These tasks include matched filtering, carrier


    Original     		HSP50210 FN3652 HSP50110 52MHz marking code 52Z 4bit by 3bit binary multiplier circuit diagram tcl 110011 ic marking code 43b marking code 52Z transistor TCP 8108 HI5721 HI5731 marking ACQ HSP50110 PDF

    cic filter

    Abstract: ic 9661 X band 5-bit phase shifter C127 C128 C159 C160 C192 C193 C224
    Text: Harris Semiconductor No. AN9661 Digital Signal Processing January 1997 Implementing Polyphase Filtering with the HSP50110 DQT HSP50210 (DCL) and the HSP43168 (DFF) Authors: John Henkelman and David Damerow Introduction Polyphase resampling filters are often used for timing adjustments in bit synchronizer loops. They are most commonly


    Original     		AN9661 HSP50110 HSP50210 HSP43168 HSP50110 HSP50210 HSP43168 cic filter ic 9661 X band 5-bit phase shifter C127 C128 C159 C160 C192 C193 C224 PDF

    phase sequence detector

    Abstract: HSP50210 R000 R001 W001 W010 W011 W101
    Text: Interfacing With the HSP50210 DCL Lock Detector Application Note May 1999 AN9656 Introduction Lock Detection Control Modes This Application Note will provide additional information on interfacing the DCL Lock Detector circuitry. The primary purpose of this Application Note is to answer some


    Original     		HSP50210 AN9656 HSP50210? HSP5021ts phase sequence detector R000 R001 W001 W010 W011 W101 PDF

    C127

    Abstract: C128 C159 C160 C193 C224 HSP43168 HSP50110 HSP50210 cic compensation filter
    Text: Implementing Polyphase Filtering with the HSP50110 DQT , HSP50210 (DCL) and the HSP43168 (DFF) Application Note January 1999 AN9661.1 Authors: John Henkelman and David Damerow Introduction TABLE 1. INTERPOLATE BY 3 DECIMATE BY 5 Polyphase resampling filters are often used for timing adjustments in bit synchronizer loops. They are most commonly


    Original     		HSP50110 HSP50210 HSP43168 AN9661 HSP50110 HSP50210 HSP43168 C127 C128 C159 C160 C193 C224 cic compensation filter PDF

    1N5908 diode

    Abstract: ftp 50210 XC68HC711K4CFN4 HSP50110 210E hin232cp 68HC11 HI5703 HSP43124 HSP50210
    Text: HSP50110/210EVAL User’s Manual January 1999 File Number 4149.1 DSP Demodulator Evaluation Board Features Evaluation Kit • Evaluation Kit for the HSP50110 Digital Quadrature Tuner and the HSP50210 Digital Costas Loop The HSP50110/210EVAL kit consists of a circuit board, a


    Original     		HSP50110/210EVAL HSP50110 HSP50210 HSP50110/210EVAL HSP43124 HSP50210 1N5908 diode ftp 50210 XC68HC711K4CFN4 210E hin232cp 68HC11 HI5703 PDF

    costas loop bpsk

    Abstract: 210E CXA3086Q HI3026AJCQ HI3026JCQ HI3086JCQ HSP43124 HSP43168 HSP43216 HSP50110
    Text: Implementation of a High Rate Radio Receiver HSP43124, HSP43168, HSP43216, HSP50110, HSP50210 Application Note January 1999 AN9658.1 Authors: John Henkelman and David Damerow Features TABLE 1. INTERSIL DSP PRODUCTS FOR HIGH RATE DIGITAL RADIO RECEIVERS • Modulation Formats: BPSK, QPSK, SQPSK, 8-PSK, FM,


    Original     		HSP43124, HSP43168, HSP43216, HSP50110, HSP50210) AN9658 HSP43168 HSP50210 HSP50110 HSP43216 costas loop bpsk 210E CXA3086Q HI3026AJCQ HI3026JCQ HI3086JCQ HSP43124 PDF

    HI5702

    Abstract: HI5703 HI5746 HI5746EVAL1 HI5746KCA HI5746KCB HI5767
    Text: HI5746 TM Data Sheet February 1999 File Number 4129.4 10-Bit, 40 MSPS A/D Converter Features The HI5746 is a monolithic, 10-bit, analog-to-digital converter fabricated in a CMOS process. It is designed for high speed applications where wide bandwidth and low


    Original     		HI5746 10-Bit, HI5746 10MHz 225mW 250MHz HSP43168: HI5702 HI5703 HI5746EVAL1 HI5746KCA HI5746KCB HI5767 PDF