Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    FPGA VIRTEX-6 LXT Search Results

    FPGA VIRTEX-6 LXT Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TE512S32-25LC Rochester Electronics LLC TE512S32 - Field Programmable Gate Array, CMOS, PQFP128 Visit Rochester Electronics LLC Buy
    TE505S16-40QC-G Rochester Electronics LLC TE505S16 - Field Programmable Gate Array, CMOS, PQFP208 Visit Rochester Electronics LLC Buy
    TE505S16-40QI Rochester Electronics LLC TE505S16 - Field Programmable Gate Array, CMOS, PQFP208 Visit Rochester Electronics LLC Buy
    TE505S16-25QC-G Rochester Electronics LLC TE512S32 - Field Programmable Gate Array, CMOS Visit Rochester Electronics LLC Buy
    TE512S32-40LC Rochester Electronics LLC TE512S32 - Field Programmable Gate Array, CMOS, PQFP128 Visit Rochester Electronics LLC Buy

    FPGA VIRTEX-6 LXT Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    LX50T

    Abstract: No abstract text available
    Text: Virtex-5 FPGA Data Sheet: DC and Switching Characteristics R DS202 v5.0 February 6, 2009 Product Specification Virtex-5 FPGA Electrical Characteristics Virtex -5 FPGAs are available in -3, -2, -1 speed grades, with -3 having the highest performance. Virtex-5 FPGA DC


    Original     		PDF DS202 LX50T

    ML605 UCF FILE

    Abstract: iodelay virtex-6 ML605 user guide fpga rgmii example ml605 ethernet RAMB36s switch SGMII MII GMII 1000BASE-X sfp sgmii 1000base-x xilinx RGMII to SGMII
    Text: Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper v1.6 DS710 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Virtex -6 FPGA Embedded TriMode Ethernet MAC Wrapper automates the generation of HDL wrapper files for the Embedded TriMode Ethernet MAC Ethernet MAC in Virtex-6 LXT,


    Original     		PDF DS710 ML605 UCF FILE iodelay virtex-6 ML605 user guide fpga rgmii example ml605 ethernet RAMB36s switch SGMII MII GMII 1000BASE-X sfp sgmii 1000base-x xilinx RGMII to SGMII

    FPGA Virtex 6 pin configuration

    Abstract: UG671 LX550T VIRTEX-6 PCI XILINX PCIE "network interface cards"
    Text: LogiCORE IP Virtex-6 FPGA Integrated Block v2.5 for PCI Express DS800 January 18, 2012 Product Specification Introduction The LogiCORE IP Virtex -6 FPGA Integrated Block for PCI Express® core is a high-bandwidth, scalable, and reliable serial interconnect building block for use


    Original     		PDF DS800 FPGA Virtex 6 pin configuration UG671 LX550T VIRTEX-6 PCI XILINX PCIE "network interface cards"

    fpga frame buffer vhdl examples

    Abstract: axi wrapper matched filter in vhdl RGMII SGMII zynq axi ethernet software example 0x748 verilog code for 10 gb ethernet verilog code for mdio protocol vhdl code for ethernet mac spartan 3
    Text: ‘‘‘‘‘‘‘‘Tri-Mode LogiCORE IP Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper v2.3 DS835 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Virtex -6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper is comprised of the


    Original     		PDF DS835 fpga frame buffer vhdl examples axi wrapper matched filter in vhdl RGMII SGMII zynq axi ethernet software example 0x748 verilog code for 10 gb ethernet verilog code for mdio protocol vhdl code for ethernet mac spartan 3

    virtex-6 ML605 user guide

    Abstract: verilog code for mdio protocol zynq axi ethernet software example fpga frame buffer vhdl examples example ml605 ethernet DS835 sgmii mode sfp axi wrapper verilog code for 10 gb ethernet vhdl code for ethernet mac spartan 3
    Text: ‘‘‘‘‘‘‘‘Tri-Mode LogiCORE IP Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper v2.2 DS835 October 19, 2011 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Virtex -6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper is comprised of the


    Original     		PDF DS835 virtex-6 ML605 user guide verilog code for mdio protocol zynq axi ethernet software example fpga frame buffer vhdl examples example ml605 ethernet sgmii mode sfp axi wrapper verilog code for 10 gb ethernet vhdl code for ethernet mac spartan 3

    DSP48E1

    Abstract: FPGA Virtex 6 LXT virtex 6 XC6VSX475T XC6VLX240T-1FFG1156 "Binary Multipliers" UG-361 virtex+6 UG366 1000BASE-X DS150
    Text: 11 Virtex-6 Family Overview DS150 v2.1 November 6, 2009 Advance Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on


    Original     		PDF DS150 UG364) UG366) XC6VLX760. UG371) XC6VHX250T XC6VHX380T FF1154 DSP48E1 UG369) FPGA Virtex 6 LXT virtex 6 XC6VSX475T XC6VLX240T-1FFG1156 "Binary Multipliers" UG-361 virtex+6 UG366 1000BASE-X DS150

    XC6VLX130T

    Abstract: XC6VLX195T XC5VL110T XC5VL155T PCI33 XC6VLX240T XC5vfx70t XC5VL330T XC4VSX35 ff1156
    Text: XI LI NX VI RTEX -6 FAM I LY FPGAS Virtex-6 LXT FPGAs Virtex-6 SXT FPGAs Optimized for High-Performance Logic and DSP with Low-Power Serial Connectivity 1.0 Volt, 0.9 Volt Part Number EasyPath FPGA Cost Reduction Solutions(1) Logic Resources XC6VLX760T


    Original     		PDF XC6VLX75T XC6VLX130T XC6VLX195T XC6VLX240T XC6VLX365T XC6VLX550T XC6VLX760T XC6VSX315T XC6VSX475T XC6VHX250T XC6VLX130T XC6VLX195T XC5VL110T XC5VL155T PCI33 XC6VLX240T XC5vfx70t XC5VL330T XC4VSX35 ff1156

    UG365

    Abstract: UG-361 XC6VLX240T UG365 XC6VLX240T-1FFG1156 DSP48E1 VIRTEX-6 UG362 write operation using ram in fpga xc6vlx240t VIRTEX-6 UG373 frequency detection using FPGA
    Text: → 11 Virtex-6 Family Overview DS150 v2.4 January 19, 2012 Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on


    Original     		PDF DS150 DSP48E1 UG369) UG368) XC6VLX760. UG370) UG373) UG365 UG-361 XC6VLX240T UG365 XC6VLX240T-1FFG1156 VIRTEX-6 UG362 write operation using ram in fpga xc6vlx240t VIRTEX-6 UG373 frequency detection using FPGA

    XC6VLX240T

    Abstract: XAPP882 verilog code of prbs pattern generator verilog code for 64 bit barrel shifter verilog code for 16 bit barrel shifter SFI-5 XC6V 4 bit barrel shifter using mux verilog code for barrel shifter DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER
    Text: Application Note: Virtex-6 Family SERDES Framer Interface Level 5 for Virtex-6 Devices Author: Vasu Devunuri XAPP882 v1.1 May 10, 2010 Summary This application note describes the implementation of SERDES Framer Interface Level 5 (SFI-5) [Ref 1] in a Virtex-6 XC6VLX240T FPGA. SFI-5 is a standard defined by the Optical


    Original     		PDF XAPP882 XC6VLX240T XAPP882 verilog code of prbs pattern generator verilog code for 64 bit barrel shifter verilog code for 16 bit barrel shifter SFI-5 XC6V 4 bit barrel shifter using mux verilog code for barrel shifter DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER

    XC6VLX240T-1FFG1156

    Abstract: XC6VLX240T-1FFG DSP48E1 TEMAC XC6VLX240T-1FFG1156C XC6VLX240T UG366 XC6VLX130T UG-361 Virtex 6
    Text: → 11 Virtex-6 Family Overview DS150 v2.2 January 28, 2010 Advance Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on


    Original     		PDF DS150 XC6VLX760. UG373) UG363) UG364) XC6VLX240T-1FFG1156 XC6VLX240T-1FFG DSP48E1 TEMAC XC6VLX240T-1FFG1156C XC6VLX240T UG366 XC6VLX130T UG-361 Virtex 6

    XC6VLX240T-1FFG1156

    Abstract: XC6VLX760 XC6VLX240T-1FFG DSP48E1 Virtex Analog to Digital Converter XC6VLX240T-1FFG1156C DS150 SRL16 XC6VLX130T XC6VLX195T
    Text: → 11 Virtex-6 Family Overview DS150 v2.3 March 24, 2011 Preliminary Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on


    Original     		PDF DS150 XC6VLX760. UG373) UG363) UG364) XC6VLX240T-1FFG1156 XC6VLX760 XC6VLX240T-1FFG DSP48E1 Virtex Analog to Digital Converter XC6VLX240T-1FFG1156C DS150 SRL16 XC6VLX130T XC6VLX195T

    XC6VLX240T-1FFG1156

    Abstract: xc6vlx195t iodelay for adc parallel data and fpga interface VIRTEX-6 FFG1760 XC6VLX240T-1FFG1156C FF484
    Text: 10 Virtex-6 Family Overview DS150 v2.0 September 16, 2009 Advance Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on


    Original     		PDF DS150 DSP48E1 UG369) UG368) XC6VLX760. UG370) UG373) XC6VLX240T-1FFG1156 xc6vlx195t iodelay for adc parallel data and fpga interface VIRTEX-6 FFG1760 XC6VLX240T-1FFG1156C FF484

    DSP48E1

    Abstract: XC6VLX240T-1FFG1156C Virtex 6 VIRTEX-6 UG365 XC6VLX240T-1FFG1156 XC6VLX130T VIRTEX-6 UG362 XC6VLX240T FF1759 VIRTEX-6 UG360
    Text: 9 Virtex-6 Family Overview DS150 v1.2 June 24, 2009 Advance Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Using the third generation ASMBL (Advanced Silicon Modular Block) column-based architecture, the Virtex-6 family contains multiple distinct sub-families. This overview covers the


    Original     		PDF DS150 DSP48E1 UG370) UG361) UG362) UG363) UG364) XC6VLX240T-1FFG1156C Virtex 6 VIRTEX-6 UG365 XC6VLX240T-1FFG1156 XC6VLX130T VIRTEX-6 UG362 XC6VLX240T FF1759 VIRTEX-6 UG360

    XC5VLX50T-1FFG665C

    Abstract: ff1156 VIRTEX-5 DDR2 controller FFG1156 VIRTEX-5 DDR PHY Virtex-5 Ethernet development Virtex-5 LXT Ethernet DSP48E SRL16 XC5VLX220
    Text: R DS100 v5.0 February 6, 2009 Virtex-5 Family Overview Product Specification General Description The Virtex -5 family provides the newest most powerful features in the FPGA market. Using the second generation ASMBL (Advanced Silicon Modular Block) column-based architecture, the Virtex-5 family contains five distinct platforms (sub-families), the most choice


    Original     		PDF DS100 36-Kbit UG197) UG200) UG194) XC5VLX50T-1FFG665C ff1156 VIRTEX-5 DDR2 controller FFG1156 VIRTEX-5 DDR PHY Virtex-5 Ethernet development Virtex-5 LXT Ethernet DSP48E SRL16 XC5VLX220

    RSN 310 R37

    Abstract: smd code marking v37 w32 smd transistor TRANSISTOR SMD MARKING CODE W25 AW1034 SMD transistor n36 MARKING SMD T43 A4017 smd transistor marking K7 LX550T
    Text: Virtex-6 FPGA Packaging and Pinout Specifications UG365 v2.2 February 23, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG365 RSN 310 R37 smd code marking v37 w32 smd transistor TRANSISTOR SMD MARKING CODE W25 AW1034 SMD transistor n36 MARKING SMD T43 A4017 smd transistor marking K7 LX550T

    RSN 310 R37

    Abstract: TRANSISTOR SMD MARKING CODE W25 LX240T TRANSISTOR SMD MARKING CODE y25 transistor SMD MARKING CODE L33 SMD transistor BC26 FF1760 AN3224 smd marking K23 HX565T
    Text: Virtex-6 FPGA Packaging and Pinout Specifications UG365 v2.3 August 25, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG365 RSN 310 R37 TRANSISTOR SMD MARKING CODE W25 LX240T TRANSISTOR SMD MARKING CODE y25 transistor SMD MARKING CODE L33 SMD transistor BC26 FF1760 AN3224 smd marking K23 HX565T

    UG362

    Abstract: VIRTEX-6 UG362 vhdl code for phase shift customer reference board 2011 UG365 DSP48E1 XC6VLX760 UG-362
    Text: Virtex-6 FPGA Clocking Resources User Guide UG362 v1.6 January 17, 2011 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG362 XAPP878, UG362 VIRTEX-6 UG362 vhdl code for phase shift customer reference board 2011 UG365 DSP48E1 XC6VLX760 UG-362

    TRANSISTOR SMD MARKING CODE W25

    Abstract: AJ33 AJ34 AJ35 AJ36 AJ37 AJ38 AJ39 AJ40 AJ41 AJ42 xc6vhx380t SMD MARKING CODE transistor j3 diode marking u33 LX130T SX475T C812C SPARTAN 6 Configuration
    Text: Virtex-6 FPGA Packaging and Pinout Specifications UG365 v2.1 February 2, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG365 TRANSISTOR SMD MARKING CODE W25 AJ33 AJ34 AJ35 AJ36 AJ37 AJ38 AJ39 AJ40 AJ41 AJ42 xc6vhx380t SMD MARKING CODE transistor j3 diode marking u33 LX130T SX475T C812C SPARTAN 6 Configuration

    DSP48E1

    Abstract: UG362 XC6VLX760 VIRTEX-6 UG362
    Text: Virtex-6 FPGA Clocking Resources User Guide UG362 v1.4 April 7, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG362 XAPP878, DSP48E1 UG362 XC6VLX760 VIRTEX-6 UG362

    SGMII RGMII bridge

    Abstract: RTL code for ethernet 802.3-2005 RGMII to SGMII Bridge UG368 1000BASE-X Ethernet-MAC using vhdl FPGA Virtex 6 Ethernet RGMII constraints sgmii sfp virtex
    Text: Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC User Guide [optional] UG368 v1.0 June 24, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG368 SGMII RGMII bridge RTL code for ethernet 802.3-2005 RGMII to SGMII Bridge UG368 1000BASE-X Ethernet-MAC using vhdl FPGA Virtex 6 Ethernet RGMII constraints sgmii sfp virtex

    phase shift oscillator

    Abstract: vhdl code for phase shift XC6VLX240T DSP48E1 UG362 XC6VLX760 VIRTEX-6 UG362
    Text: Virtex-6 FPGA Clocking Resources User Guide [optional] UG362 v1.0 June 24, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG362 phase shift oscillator vhdl code for phase shift XC6VLX240T DSP48E1 UG362 XC6VLX760 VIRTEX-6 UG362

    SGMII RGMII bridge

    Abstract: sgmii fpga UG368 fpga rgmii verilog code for mdio protocol iodelay sgmii Ethernet sgmii testbench of an ethernet transmitter in verilog 1000BASE-X
    Text: Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC User Guide [optional] UG368 v1.2 January 17, 2010 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG368 SGMII RGMII bridge sgmii fpga UG368 fpga rgmii verilog code for mdio protocol iodelay sgmii Ethernet sgmii testbench of an ethernet transmitter in verilog 1000BASE-X

    transistor SMD MARKING CODE L33

    Abstract: TRANSISTOR SMD MARKING CODE W25 TRANSISTOR SMD MARKING CODE W32 LX240T XC6VLX240T UG365 MRCC smd transistor Al6 AL2230 UG365 ff1156
    Text: Virtex-6 FPGA Packaging and Pinout Specifications [optional] UG365 v1.0 June 24, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG365 transistor SMD MARKING CODE L33 TRANSISTOR SMD MARKING CODE W25 TRANSISTOR SMD MARKING CODE W32 LX240T XC6VLX240T UG365 MRCC smd transistor Al6 AL2230 UG365 ff1156

    HX565T

    Abstract: SX315t N14 TRANSISTOR MARKING -smd transistor SMD MARKING CODE L33 LX550T smd transistor w20 TRANSISTOR SMD K27 SMD MARKING CODE transistor j3 SX475 FF175
    Text: Virtex-6 FPGA Packaging and Pinout Specifications [optional] UG365 v2.0 October 8, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG365 HX565T SX315t N14 TRANSISTOR MARKING -smd transistor SMD MARKING CODE L33 LX550T smd transistor w20 TRANSISTOR SMD K27 SMD MARKING CODE transistor j3 SX475 FF175