fct88915
Abstract: PY 55
Text: FCT88915TT LOW SKEW PLL-BASED CMOS CLOCK DRIVER COMMERCIAL TEMPERATURE RANGE LOW SKEW PLL-BASED CMOS CLOCK DRIVER FCT88915TT 55/70/100/133 DESCRIPTION: FEATURES: The FCT88915TT uses phase-lock loop technology to lock the frequency and phase of outputs to the input reference clock. It provides low skew clock
|
Original
|
IDT74FCT88915TT
FCT88915TT
20MHz
500ps
55MHz
70MHz
100MHz
fct88915
PY 55
|
PDF
|
fct88915
Abstract: IDT74FCT88915TT MC68040 MC88915 88915TT
Text: FCT88915TT LOW SKEW PLL-BASED CMOS CLOCK DRIVER COMMERCIAL TEMPERATURE RANGE LOW SKEW PLL-BASED CMOS CLOCK DRIVER FCT88915TT 55/70/100/133 FEATURES: DESCRIPTION: • 0.5 MICRON CMOS Technology • Input frequency range: 10MHz – f2Q Max. spec FREQ_SEL = HIGH
|
Original
|
IDT74FCT88915TT
10MHz
133MHz
MC88915
500ps
FCT88915TT
100MHz
fct88915
IDT74FCT88915TT
MC68040
MC88915
88915TT
|
PDF
|
CHN 530
Abstract: chn 707 hiab chn 445 CHN 455
Text: :Q§ LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH 3-STATE : jdfr/ Integrated De vice Technology, Inc. FEATURES: FCT88915TT 55/70/100/133 mance PCs and workstations. One of the outputs is fed back to the PLL at the FEEDBACK input resulting in essentially
|
OCR Scan
|
IDT74FCT88915TT
10MHz
133MHz
MC88915T
800ps
64/-15m
FCT88915TT
MO-150,
CHN 530
chn 707
hiab
chn 445
CHN 455
|
PDF
|
79x15
Abstract: No abstract text available
Text: HIGH-SPEED 64/32K x 8 SYNCHRONOUS DUAL-PORT STATIC RAM Features: ◆ ◆ ◆ ◆ ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial: 6/7/9/12/15ns max. – Industrial: 12ns (max.)
|
Original
|
64/32K
IDT709089/79S/L
6/7/9/12/15ns
IDT709089/79S
950mW
IDT709089/79L
79x15
|
PDF
|
TCD-1
Abstract: No abstract text available
Text: HIGH-SPEED 32/16K x 16 SYNCHRONOUS DUAL-PORT STATIC RAM IDT709279/69S/L Features ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial: 6.5/7.5/9/12/15ns max.
|
Original
|
32/16K
IDT709279/69S/L
5/9/12/15ns
IDT709279/69S
950mW
IDT709279/69L
TCD-1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IDT709189/79L HIGH-SPEED 64/32K x 9 OBSOLETE PARTS SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM Features ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial: 6.5/7.5/9/12ns max.
|
Original
|
IDT709189/79L
64/32K
5/9/12ns
PDN-F-09-01
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HIGH-SPEED 16/8K x 9 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM IDT709169/59L Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial: 6.5/7.5/9ns max.
|
Original
|
16/8K
IDT709169/59L
925mW
150ps
FCT88915TT
49FCT805T
49FCT806T
74FCT807T
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IDT709379/69L HIGH-SPEED 32/16K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM Features ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial: 6.5/7.5/9/12ns max.
|
Original
|
IDT709379/69L
32/16K
5/9/12ns
|
PDF
|
A14L
Abstract: IDT709269
Text: HIGH-SPEED 32/16K x 16 SYNCHRONOUS DUAL-PORT STATIC RAM IDT709279/69S/L Features ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial: 6.5/7.5/9/12/15ns max.
|
Original
|
32/16K
IDT709279/69S/L
5/9/12/15ns
IDT709279/69S
950mW
IDT709279/69L
A14L
IDT709269
|
PDF
|
cc 3053 diode
Abstract: No abstract text available
Text: LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH 3-STATE FEATURES: • 0.5 M IC R O N C M O S Technology • Input frequency range: 10M Hz - f2Q Max. spec (FR E Q _S EL = HIGH) • Max. output frequency: 133M H z • Pin and function compatible with M C 88915T
|
OCR Scan
|
88915T
800ps
IDT74FCT88915TT
88915T
J28-1)
100MHz
133MHz
88915TT
cc 3053 diode
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HIGH-SPEED 16/8K x 9 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM Features ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial: 6.5/7.5/9ns max. Industrial: 7.5ns (max.)
|
Original
|
16/8K
IDT709169/59L
925mW
150ps
FCT88915TT
49FCT805T
49FCT806T
74FCT807T
|
PDF
|
A14L
Abstract: IDT709369
Text: IDT709379/69L HIGH-SPEED 32/16K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial: 6.5/7.5/9/12ns max.
|
Original
|
IDT709379/69L
32/16K
5/9/12ns
A14L
IDT709369
|
PDF
|
Power Filter Oscilator
Abstract: IDT74FCT88915TT MC68040 MC88915 74fct88915
Text: FCT88915TT LOW SKEW PLL-BASED CMOS CLOCK DRIVER COMMERCIAL TEMPERATURE RANGE LOW SKEW PLL-BASED CMOS CLOCK DRIVER FCT88915TT 55/70/100/133 FEATURES: DESCRIPTION: • 0.5 MICRON CMOS Technology • Input frequency range: 10MHz – f2Q Max. spec FREQ_SEL = HIGH
|
Original
|
IDT74FCT88915TT
10MHz
133MHz
MC88915
500ps
FCT88915TT
55MHz
70MHz
Power Filter Oscilator
IDT74FCT88915TT
MC68040
MC88915
74fct88915
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HIGH-SPEED 16/8K x 9 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM Features ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial: 6.5/7.5/9ns max. Industrial: 7.5ns (max.)
|
Original
|
16/8K
IDT709169/59L
925mW
FCT88915TT
49FCT805T
49FCT806T
74FCT807T
PDN-F-09-01
|
PDF
|
|
t8891
Abstract: No abstract text available
Text: In te g rate d D e vic e Technology, Inc. LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH 3-STATE IDT54/FCT88915TT 55/70/100/133 PRELIMINARY is fed back to the PLL at the FEEDBACK input resulting in essentially delay across the device. The PLL consists of the
|
OCR Scan
|
IDT54/74FCT88915TT
10MHz
40MHz
133MHz
500ps
MC88915T
002343D
88915TT
t8891
|
PDF
|
A12L
Abstract: IDT709349 5633
Text: HIGH-SPEED 8/4K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM IDT709359/49L Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial: 6.5/7.5/9ns max.
|
Original
|
IDT709359/49L
925mW
150ps
FCT88915TT
49FCT805T
49FCT806T
74FCT807T
Page16
A12L
IDT709349
5633
|
PDF
|
A12L
Abstract: A13L IDT709159
Text: HIGH-SPEED 16/8K x 9 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM IDT709169/59L Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial: 6.5/7.5/9ns max.
|
Original
|
16/8K
IDT709169/59L
925mW
150ps
FCT88915TT
49FCT805T
49FCT806T
74FCT807T
A12L
A13L
IDT709159
|
PDF
|
A12L
Abstract: A13L IDT709159
Text: HIGH-SPEED 16/8K x 9 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM IDT709169/59L Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial: 6.5/7.5/9ns max.
|
Original
|
16/8K
IDT709169/59L
925mW
150ps
FCT88915TT
49FCT805T
49FCT806T
74FCT807T
A12L
A13L
IDT709159
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Integrated Device Technology, Inc. LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH 3-STATE FEATURES: • 0.5 M ICRO N CM O S Technology • Input frequency range: 10MHz - f2Q Max. spec (FREC LSEL = HIGH) • Max. output frequency: 133MHz • Pin and function com patible with MC88915T
|
OCR Scan
|
IDT54/74FCT88915TT
10MHz
133MHz
MC88915T
500ps
MIL-STD-883,
55MHz
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Integrated Device Technology, Inc. LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH 3-STATE FEATURES: • • • • • • • • • • • • 0.5 MICRON CMOS Technology Input frequency range: 2.5M Hz - f2Q Max. spec Max. output frequency: 133MHz Pin and function compatible with MC88915T
|
OCR Scan
|
133MHz
MC88915T
500ps
64/-15m
IDT54/74FCT88915TT
Ufl2S771
001b07fl
88915TT
|
PDF
|
diode cc 3053
Abstract: cc 3053 cc 3053 diode "voltage controlled oscilator" Frequency Generator 10MHz Power Filter Oscilator IDT74FCT88915TT MC88915T FCT88915TT
Text: FCT88915TT 55/70/100/133 LOW SKEW PLL-BASED CLOCK DRIVER COMMERCIAL TEMPERATURE RANGE LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH 3-STATE Integrated Device Technology, Inc. FEATURES: FCT88915TT 55/70/100/133 mance PCs and workstations. One of the outputs is fed back
|
Original
|
IDT74FCT88915TT
IDT74FCT88915TT
40MHz
FCT88915TT
J28-1)
SO28-7)
55MHz
70MHz
100MHz
diode cc 3053
cc 3053
cc 3053 diode
"voltage controlled oscilator"
Frequency Generator 10MHz
Power Filter Oscilator
MC88915T
|
PDF
|
IDT74FCT88915TT
Abstract: MC68040 MC88915
Text: FCT88915TT LOW SKEW PLL-BASED CMOS CLOCK DRIVER COMMERCIAL TEMPERATURE RANGE LOW SKEW PLL-BASED CMOS CLOCK DRIVER FEATURES: − − − − − − − − − − FCT88915TT 55/70/100/133 PRELIMINARY skew clock distribution for high performance PCs and workstations. One of
|
Original
|
IDT74FCT88915TT
20MHz
133MHz
MC88915
55MHz
70MHz
100MHz
133MHz
88915TT
IDT74FCT88915TT
MC68040
MC88915
|
PDF
|
wolaver
Abstract: FCT388915T FCT3932 signal detection circuit "peak hold" constant vol nyquist plot
Text: PHASE-LOCKED LOOP CLOCK GENERATORS APPLICATION NOTE AN-155 Integrated Device Technology, Inc. By Anupama Hegde INTRODUCTION FREQUENCY MULTIPLICATION .51 JITTER . 52
|
Original
|
AN-155
wolaver
FCT388915T
FCT3932
signal detection circuit "peak hold" constant vol
nyquist plot
|
PDF
|
AN-154
Abstract: SSOP-56 810-t 388915T CERPACK equivalent
Text: ESTIMATING POWER DISSIPATION IN CMOS DEVICES APPLICATION NOTE AN-154 Integrated Device Technology, Inc. By Anupama Hegde TJMAX. TJMAX is normally based on the limits imposed by die Due to higher system frequencies, new packages and reliability. Based on this TJMAX limit, maximum allowable
|
Original
|
AN-154
100pF
SSOP-20
189MHz
FCT810T
128MHz
FCT3805
110pF
AN-154
SSOP-56
810-t
388915T
CERPACK equivalent
|
PDF
|