Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    EP2S130 Search Results

    SF Impression Pixel

    EP2S130 Price and Stock

    Rochester Electronics LLC EP2S130F780C5

    IC FPGA 534 I/O 780FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2S130F780C5 Bulk 1
    • 1 $4111.3
    • 10 $4111.3
    • 100 $4111.3
    • 1000 $4111.3
    • 10000 $4111.3
    Buy Now

    Intel Corporation EP2S130F1508C4

    IC FPGA 1126 I/O 1508FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2S130F1508C4 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Intel Corporation EP2S130F1020I4

    IC FPGA 742 I/O 1020FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2S130F1020I4 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Intel Corporation EP2S130F780I4N

    IC FPGA 534 I/O 780FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2S130F780I4N Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Rochester Electronics LLC EP2S130F1020C3

    IC FPGA 742 I/O 1020FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2S130F1020C3 Bulk 1
    • 1 $6578.07
    • 10 $6578.07
    • 100 $6578.07
    • 1000 $6578.07
    • 10000 $6578.07
    Buy Now

    EP2S130 Datasheets (23)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    EP2S130F1020C3 Altera Stratix II FPGA 130K FBGA-1020 Original PDF
    EP2S130F1020C3N Altera Stratix II FPGA 130K FBGA-1020 Original PDF
    EP2S130F1020C4 Altera Stratix II FPGA 130K FBGA-1020 Original PDF
    EP2S130F1020C4N Altera Stratix II FPGA 130K FBGA-1020 Original PDF
    EP2S130F1020C5 Altera Stratix II FPGA 130K FBGA-1020 Original PDF
    EP2S130F1020C5N Altera Stratix II FPGA 130K FBGA-1020 Original PDF
    EP2S130F1020I4 Altera Stratix II FPGA 130K FBGA-1020 Original PDF
    EP2S130F1020I4N Altera Stratix II FPGA 130K FBGA-1020 Original PDF
    EP2S130F1020I5 Altera Stratix II FPGA 130K FBGA-1020 Original PDF
    EP2S130F1508C3 Altera Stratix II FPGA 130K FBGA-1508 Original PDF
    EP2S130F1508C3N Altera Stratix II FPGA 130K FBGA-1508 Original PDF
    EP2S130F1508C4 Altera Stratix II FPGA 130K FBGA-1508 Original PDF
    EP2S130F1508C4N Altera Stratix II FPGA 130K FBGA-1508 Original PDF
    EP2S130F1508C5 Altera Stratix II FPGA 130K FBGA-1508 Original PDF
    EP2S130F1508C5N Altera Stratix II FPGA 130K FBGA-1508 Original PDF
    EP2S130F1508I4 Altera Stratix II FPGA 130K FBGA-1508 Original PDF
    EP2S130F1508I4N Altera Stratix II FPGAs; 1508 pin FBGA; -40 to 100°C Original PDF
    EP2S130F1508I5 Altera Stratix II FPGA 130K FBGA-1508 Original PDF
    EP2S130F780C4 Altera Stratix II FPGA 130K FBGA-780 Original PDF
    EP2S130F780C4N Altera Stratix II FPGA 130K FBGA-780 Original PDF

    EP2S130 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    dm38

    Abstract: DM25L F1020 DQ35L0 DM31
    Text: Pin Information for the Stratix II EP2S130 Device Version 2.2 Note 1 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 VREFB2N0 VREFB2N0 VREFB2N0


    Original
    EP2S130 PT-EP2S130-2 dm38 DM25L F1020 DQ35L0 DM31 PDF

    AA30

    Abstract: AB32 F1020 HC230
    Text: Pin Information for HardCopy II HC230 / Stratix® II EP2S130 F1020 Companion Devices Version 1.1 Bank Number VREF Group Pin Name/Function Optional Function s /DQ Group for DQS x4 Mode B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2


    Original
    HC230 EP2S130 F1020 PT-HCS201-1 AA30 AB32 PDF

    diode x18

    Abstract: HC220 diode t25 4 B8
    Text: Pin Information for HardCopy II HC220 / Stratix® II EP2S130 F780 Companion Devices Version 1.1 Bank Number VREF Group Pin Name/Function B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2


    Original
    HC220 EP2S130 PT-HCS207-1 diode x18 diode t25 4 B8 PDF

    EPCS16

    Abstract: epcs128 1064V
    Text: 1. Altera Configuration Devices CF52001-2.4 Introduction During device operation, Altera FPGAs store configuration data in SRAM cells. Because SRAM memory is volatile, the SRAM cells must be loaded with configuration data each time the device powers up. You can configure Stratix® series, Cyclone®


    Original
    CF52001-2 EPC16, 20ction. EPCS16 EPCS64 epcs128 1064V PDF

    PCN1205

    Abstract: EP3C120F780I7N EP4CE30F29I8LN EP4CGX50CF23C8 EP2SGX125GF1508C4 EP3C16F484C8N EP4SGF45I3
    Text: Revision: 1.3.0 PROCESS CHANGE NOTIFICATION P C N1 2 0 5 ADDITIONAL ASSEMBLY SOURCE ASE AND TRANSITION TO CENTER PIN GATE MOLD FOR FBGA PACKAGES Change Description This is an update to PCN1205; please see the revision history table for information specific to this


    Original
    PCN1205; Reco0HF35I4 EP4SGX230HF35I4N EP4SGXHF35I3* EP4SGXKH40I3* EP4SGXKH40I3N* EP4SH40C2N* EP4SGF45I3* EP4SGX290NF45C2 PCN1205 EP3C120F780I7N EP4CE30F29I8LN EP4CGX50CF23C8 EP2SGX125GF1508C4 EP3C16F484C8N EP4SGF45I3 PDF

    automatic change over switch circuit diagram

    Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: Section II. Clock Management This section provides information on clock management in Stratix II GX devices. It describes the enhanced and fast phase-locked loops PLLs that support clock management and synthesis for on-chip clock management, external system clock management, and high-speed I/O interfaces.


    Original
    PDF

    cd 1619 CP

    Abstract: RX SOP 1738 bc 494 b f.m transmitter Schematics AL 1450 DV hp 2212 sdc 2025 AL 2450 dv circuit diagram toggle switches 2041 BY TRANSISTOR BC 187 vhdl code for 16 prbs generator
    Text: Stratix II GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V1-4.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    CQ 419

    Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: Section III. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II GX devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation


    Original
    PDF

    pin configuration 1K variable resistor

    Abstract: EPC1441 EPC16 EPCS128 EPCS16 EPCS64 EPC8QC100 EPC8QC100 Pinout fpga JTAG Programmer Schematics ic 11105 circuits diagraM
    Text: Configuration Handbook Preliminary Information 101 Innovation Drive San Jose, CA 95134 www.altera.com Config-1.3 September 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    FBGA 152

    Abstract: 68 ball fbga thermal resistance FBGA1020 78 ball fbga thermal resistance EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 FBGA-484
    Text: 10. Package Information for Stratix II & Stratix II GX Devices SII52010-4.3 Introduction This chapter provides package information for Altera Stratix® II and Stratix II GX devices, including: • ■ ■ Device and package cross reference Thermal resistance values


    Original
    SII52010-4 EP2S15 EP2S30 EP2S60 FBGA 152 68 ball fbga thermal resistance FBGA1020 78 ball fbga thermal resistance EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 FBGA-484 PDF

    altera stratix II fpga

    Abstract: DDR2 sdram pcb layout guidelines vhdl code for watchdog timer of ATM
    Text: Stratix II Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SII5V2-4.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    parallel to serial conversion vhdl IEEE paper

    Abstract: EP2S60F672I4 HC210 EP2S180 EP2S30F484I4
    Text: HardCopy II Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 www.altera.com H5V1-4.5 Copyright 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    EP4CE15

    Abstract: EP4CE22 EP2AGX190 interlaken EP4CGX150 EP4CGX30 EP3SE50 EP4CE30 HC210 EP1C12
    Text: Quartus II Software Version 10.0 SP1 Device Support RN-01057 Release Notes This document provides late-breaking information about device support in the 10.0 SP1 version of the Altera Quartus® II software. For information about disk space and system requirements, refer to the readme.txt file in your


    Original
    RN-01057 EP4CE15 EP4CE22 EP2AGX190 interlaken EP4CGX150 EP4CGX30 EP3SE50 EP4CE30 HC210 EP1C12 PDF

    silicon transistor manual

    Abstract: MAX7000S EPF10K10LC84-3 MAX7000 8B10B FLEX10K MAX7000B processor atom gx 6101 d max3000A
    Text: Quartus II Settings File Manual 101 Innovation Drive San Jose, CA 95134 www.altera.com MNL-Q21005-7.0 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    MNL-Q21005-7 silicon transistor manual MAX7000S EPF10K10LC84-3 MAX7000 8B10B FLEX10K MAX7000B processor atom gx 6101 d max3000A PDF

    EPCS16SI8N

    Abstract: EPCS128 EPCS64SI16N EPCS16 EPCS 16 soic EPCS4 EPCS64 h5800 pin information ep3c5 EPCS1SI8N CG-250
    Text: 14. Serial Configuration Devices EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128 Data Sheet C51014-3.1 Introduction The serial configuration devices provide the following features: • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 1 Altera Corporation May 2008


    Original
    EPCS16, EPCS64, EPCS128) C51014-3 128-Mbit 16-pin EPCS64 EPCS16SI8N EPCS128 EPCS64SI16N EPCS16 EPCS 16 soic EPCS4 h5800 pin information ep3c5 EPCS1SI8N CG-250 PDF

    1553 VHDL

    Abstract: class 10 up board Datasheet 2012 PS 229 T M 2313 SII5V1-2 CMOS applications handbook T 2109 verilog code pipeline ripple carry adder vhdl code for FFT 32 point EP2S15
    Text: Stratix II Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com SII5V1-2.1 Copyright 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    EPCS64SI16N

    Abstract: h2a0000 EPCS4SI8N EPCS16 EP2C20 EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: 4. Serial Configuration Devices EPCS1, EPCS4, EPCS16, & EPCS64 Features C51014-1.6 Introduction The serial configuration devices provide the following features: • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 1 Functional Description Altera Corporation


    Original
    EPCS16, EPCS64) C51014-1 64-Mbit 16-pin EPCS16 EPCS16SI16N EPCS64 EPCS64SI16N EPCS64SI16N h2a0000 EPCS4SI8N EPCS16 EP2C20 EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 PDF

    bst 1046

    Abstract: Datasheet Library 1979 S 1854 8 bit Array multiplier code in VERILOG class 10 up board Datasheet 2012 CMOS applications handbook sensor 3414 vhdl code for FFT 32 point EP2S15 EP2S180
    Text: Section I. Stratix II Device Family Data Sheet This section provides the data sheet specifications for Stratix II devices. This section contains feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC


    Original
    PDF

    vhdl projects abstract and coding

    Abstract: new ieee programs in vhdl and verilog Verilog code subtractor vhdl code for accumulator vhdl code for complex multiplication and addition QII51008-7 QII51009-7 EP2S30F672 verilog code for johnson counter EP2S60F1020
    Text: Section III. Synthesis As programmable logic devices PLDs become more complex and require increased performance, advanced design synthesis has become an important part of the design flow. In the Quartus II software you can use the Analysis and Synthesis module of the Compiler to analyze your


    Original
    PDF

    HC230F1020

    Abstract: encounter conformal equivalence check user guide AN432 EP2S130F1020C4 HC240 EP2S180F1020
    Text: 5. Quartus II Support for HardCopy II Devices H51022-2.4 HardCopy II Device Support Altera HardCopy® II devices feature 1.2-V, 90 nm process technology, and provide a structured ASIC alternative to increasingly expensive multi-million gate ASIC designs. The HardCopy II design methodology


    Original
    H51022-2 HC230F1020 encounter conformal equivalence check user guide AN432 EP2S130F1020C4 HC240 EP2S180F1020 PDF

    16 BIT ALU design with verilog/vhdl code

    Abstract: alu project based on verilog 8 BIT ALU design with verilog/vhdl code financial statement analysis 32 BIT ALU design with verilog/vhdl code electrical engineering projects intel atom microprocessor led project QII51002-7 QII51004-7
    Text: Section I. Design Flows The Altera Quartus® II, version 7.1 design software provides a complete multi-platform design environment that easily adapts to your specific design needs. The Quartus II software also allows you to use the Quartus II graphical user interface, EDA tool interface, or command-line


    Original
    PDF

    pc keyboard ic

    Abstract: altera stratix ii ep2s60 circuit diagram bc 327 K.D carrier detect phase shift finder 15.21 pcie gen 2 payload SIIGX52006-1 free transistor equivalent book DIODE ED 34 transistor bd 242
    Text: Stratix II GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V2-4.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    fbga Substrate design guidelines

    Abstract: FR4 substrate epoxy dielectric constant 4.4 FR4 substrate with dielectric constant 4.4 relative permittivity of fr4 FR4 epoxy dielectric constant 4.2 FR4 4.9 dielectric constant FR4 epoxy dielectric constant 4.4 FR4 dielectric constant 4.9 FR4 dielectric constant and loss tangent at 2.4 G EP2S15
    Text: Section VI. PCB Layout Guidelines This section provides information for board layout designers to successfully layout their boards for Stratix II devices. These chapters contain the required PCB layout guidelines and package specifications. This section contains the following chapters:


    Original
    PDF

    EP3SL110F1152

    Abstract: EP3SE50F780 EP3SL340F1517 EPM7064AETA44-10 EP3C40Q240 EPM570T100 EP3SE110F1152 ep1c3t144 EP2C5AT144A7 ep1c3t100a8
    Text: Quartus II Device Support Release Notes March 2008 Quartus II version 7.2 Service Pack 3 This document provides late-breaking information about device support in this version of the Altera Quartus® II software. For information about memory, disk space, and system requirements, refer to the readme.txt file in your


    Original
    RN-01036-1 EP3SL110F1152 EP3SE50F780 EP3SL340F1517 EPM7064AETA44-10 EP3C40Q240 EPM570T100 EP3SE110F1152 ep1c3t144 EP2C5AT144A7 ep1c3t100a8 PDF