Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    EP1K30 Search Results

    SF Impression Pixel

    EP1K30 Price and Stock

    Intel Corporation EP1K30FI256-2

    IC FPGA 171 I/O 256FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP1K30FI256-2 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Intel Corporation EP1K30TI144-2

    IC FPGA 102 I/O 144TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP1K30TI144-2 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now
    Win Source Electronics EP1K30TI144-2 90
    • 1 $2042.8572
    • 10 $2042.8572
    • 100 $2042.8572
    • 1000 $2042.8572
    • 10000 $2042.8572
    Buy Now

    Intel Corporation EP1K30TC144-2

    IC FPGA 102 I/O 144TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP1K30TC144-2 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Intel Corporation EP1K30QC208-3

    IC FPGA 147 I/O 208QFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP1K30QC208-3 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Intel Corporation EP1K30TC144-3

    IC FPGA 102 I/O 144TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP1K30TC144-3 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    EP1K30 Datasheets (46)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    EP1K30 Altera Pin-outs Original PDF
    EP1K30-1 Altera Programmable Logic Device Original PDF
    EP1K30-1-LBGA256 Altera Programmable Logic Device Original PDF
    EP1K30-1-LBGA484 Altera Programmable Logic Device Original PDF
    EP1K30-1-PQFP208 Altera Programmable Logic Device Original PDF
    EP1K30-1-TQFP144 Altera Programmable Logic Device Original PDF
    EP1K30-2 Altera Programmable Logic Device Original PDF
    EP1K30-2-LBGA256 Altera Programmable Logic Device Original PDF
    EP1K30-2-LBGA484 Altera Programmable Logic Device Original PDF
    EP1K30-2-PQFP208 Altera Programmable Logic Device Original PDF
    EP1K30-2-TQFP144 Altera Programmable Logic Device Original PDF
    EP1K30-3 Altera Programmable Logic Device Original PDF
    EP1K30-BGA256 Altera Programmable Logic Device Original PDF
    EP1K30-BGA484 Altera Programmable Logic Original PDF
    EP1K30FC256 Altera Field Programmable Gate Array (FPGA) Original PDF
    EP1K30FC256-1 Altera IC ACEX 1K FPGA 30K 256-FBGA Original PDF
    EP1K30FC256-1N Altera IC ACEX 1K FPGA 30K 256-FBGA Original PDF
    EP1K30FC256-2 Altera IC ACEX 1K FPGA 30K 256-FBGA Original PDF
    EP1K30FC256-2N Altera IC ACEX 1K FPGA 30K 256-FBGA Original PDF
    EP1K30FC256-3 Altera IC ACEX 1K FPGA 30K 256-FBGA Original PDF

    EP1K30 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    EP1K10

    Abstract: EP1K100 EP1K30 EP1K50 EPC1441 EPC16 JESD-71
    Text: ACEX 1K Programmable Logic Device Family May 2003, ver. 3.4 Features. Data Sheet • ■ ■ ■ Table 1. ACEXTM 1K Device Features Feature EP1K10 EP1K30 EP1K50 EP1K100 Typical gates 10,000 30,000 50,000 100,000 Maximum system gates 56,000 119,000 199,000


    Original
    EP1K10 EP1K30 EP1K50 EP1K100 EP1K10 EP1K100 EP1K30 EP1K50 EPC1441 EPC16 JESD-71 PDF

    EP1K50TI144-2

    Abstract: EP1K30TC144-3 ACEX EP1K50-208 ep1k100fi484-2 PINOUT ep1k100fc256-3 EP1K10TC144-3 EP1K30 PINOUT
    Text: ACEX 1K Programmable Logic Device Family May 2003, ver. 3.4 Features. Data Sheet • ■ ■ ■ Table 1. ACEXTM 1K Device Features Feature EP1K10 EP1K30 EP1K50 EP1K100 Typical gates 10,000 30,000 50,000 100,000 Maximum system gates 56,000 119,000 199,000


    Original
    16-bit EP1K100 EP1K100QC208-1 EP1K100QC208-2 EP1K100QC208-3 EP1K100QI208-2 EP1K10* EP1K50TI144-2 EP1K30TC144-3 ACEX EP1K50-208 ep1k100fi484-2 PINOUT ep1k100fc256-3 EP1K10TC144-3 EP1K30 PINOUT PDF

    ep1k10tc100-3

    Abstract: EP1K30TC144 PINS
    Text: ACEX 1K Programmable Logic Device Family August 2001, ver. 3.2 Features. Data Sheet • ■ ■ Table 1. ACEXTM 1K Device Features Feature EP1K10 EP1K30 EP1K50 EP1K100 Typical gates 10,000 30,000 50,000 100,000 Maximum system gates 56,000 119,000 199,000


    Original
    16-bit ep1k10tc100-3 EP1K30TC144 PINS PDF

    digital clock using logic gates

    Abstract: data sheet of preset 10k vhdl code for FFT 32 point pin configuration 1K variable resistor 102-130 vhdl code for carry select adder using ROM circuit diagram of 8-1 multiplexer design logic vhdl for 8 point fft vhdl code for asynchronous fifo 16 bit multiplier VERILOG
    Text: ACEX 1K Programmable Logic Family March 2000, ver. 1 Features. Data Sheet • Preliminary Information ■ ■ Table 1. ACEXTM 1K Device Features EP1K10 EP1K30 EP1K50 Typical gates Feature 10,000 30,000 50,000 100,000 Maximum system gates 56,000 119,000


    Original
    EP1K10 EP1K30 EP1K50 -DS-ACEX-01 EP1K100 digital clock using logic gates data sheet of preset 10k vhdl code for FFT 32 point pin configuration 1K variable resistor 102-130 vhdl code for carry select adder using ROM circuit diagram of 8-1 multiplexer design logic vhdl for 8 point fft vhdl code for asynchronous fifo 16 bit multiplier VERILOG PDF

    ACEX

    Abstract: ACEX 1K EP1K10 EP1K100 EP1K30 EP1K50 EPC1441 EPC16 JESD-71 EP1K30 PINOUT
    Text: ACEX 1K Programmable Logic Device Family September 2001, ver. 3.3 Features. Data Sheet • ■ ■ Table 1. ACEXTM 1K Device Features Feature EP1K10 EP1K30 EP1K50 EP1K100 Typical gates 10,000 30,000 50,000 100,000 Maximum system gates 56,000 119,000 199,000


    Original
    EP1K10 EP1K30 EP1K50 EP1K100 ACEX ACEX 1K EP1K10 EP1K100 EP1K30 EP1K50 EPC1441 EPC16 JESD-71 EP1K30 PINOUT PDF

    EP1K30TC144-3 ACEX

    Abstract: No abstract text available
    Text: ACEX 1K Programmable Logic Device Family September 2001, ver. 3.3 Features. Data Sheet • ■ ■ Table 1. ACEXTM 1K Device Features Feature EP1K10 EP1K30 EP1K50 EP1K100 Typical gates 10,000 30,000 50,000 100,000 Maximum system gates 56,000 119,000 199,000


    Original
    16-bit EP1K100 EP1K100QC208-1 EP1K100QC208-2 EP1K100QC208-3 EP1K100QI208-2 EP1K30TC144-3 ACEX PDF

    EP1K50

    Abstract: EPC1441 EPC16 JESD-71 EP1K10 EP1K100 EP1K30 24LE1
    Text: ACEX 1K Programmable Logic Device Family June 2001, ver. 3.1 Features. Data Sheet • ■ ■ Table 1. ACEXTM 1K Device Features Feature EP1K10 EP1K30 EP1K50 EP1K100 Typical gates 10,000 30,000 50,000 100,000 Maximum system gates 56,000 119,000 199,000


    Original
    EP1K10 EP1K30 EP1K50 EP1K100 EP1K50 EPC1441 EPC16 JESD-71 EP1K10 EP1K100 EP1K30 24LE1 PDF

    EP1K10

    Abstract: EP1K100 EP1K30 EP1K50 EPC1441 EPC16 JESD-71
    Text: ACEX 1K Programmable Logic Device Family May 2001, ver. 3.0 Features. Data Sheet • ■ ■ Table 1. ACEXTM 1K Device Features Feature EP1K10 EP1K30 EP1K50 EP1K100 Typical gates 10,000 30,000 50,000 100,000 Maximum system gates 56,000 119,000 199,000


    Original
    EP1K10 EP1K30 EP1K50 EP1K100 -DS-ACEX-03 EP1K10 EP1K100 EP1K30 EP1K50 EPC1441 EPC16 JESD-71 PDF

    ep1k30

    Abstract: k9 diode ep1k30 pin
    Text: EP1K30 Device Pin-Outs ver. 1.0 Pin Name 1 MSEL0 (2) MSEL1 (2) nSTATUS (2) nCONFIG (2) DCLK (2) CONF_DONE (2) INIT_DONE (3) nCE (2) nCEO (2) nWS (4) nRS (4) nCS (4) CS (4) RDYnBUSY (4) CLKUSR (4) DATA7 (4) DATA6 (4) DATA5 (4) DATA4 (4) DATA3 (4) DATA2 (4)


    Original
    EP1K30 144-Pin k9 diode ep1k30 pin PDF

    EP1K30QC208-3

    Abstract: EP1K10TI144-2 EP1K50TC144 ep1k10tc100-3 EP1K10FC256-3 EP1K10TC100-1 m1827 Parallel Self-Timed Adder verilog code EP1K30TC144 EP1K30 PINOUT
    Text: ACEX 1K Programmable Logic Device Family May 2001, ver. 3.0 Features. Data Sheet • ■ ■ Table 1. ACEXTM 1K Device Features Feature EP1K10 EP1K30 EP1K50 EP1K100 Typical gates 10,000 30,000 50,000 100,000 Maximum system gates 56,000 119,000 199,000


    Original
    16-bit EP1K30QC208-3 EP1K10TI144-2 EP1K50TC144 ep1k10tc100-3 EP1K10FC256-3 EP1K10TC100-1 m1827 Parallel Self-Timed Adder verilog code EP1K30TC144 EP1K30 PINOUT PDF

    ACEX 1K

    Abstract: EP1K10 EP1K100 EP1K30 EP1K50 EPC1441 JESD-71
    Text: ACEX 1K Programmable Logic Family April 2000, ver. 1.01 Features. Data Sheet • Preliminary Information ■ ■ Table 1. ACEXTM 1K Device Features Feature EP1K10 EP1K30 EP1K50 EP1K100 Typical gates 10,000 30,000 50,000 100,000 Maximum system gates 56,000


    Original
    EP1K10 EP1K30 EP1K50 EP1K100 -DS-ACEX-01 ACEX 1K EP1K10 EP1K100 EP1K30 EP1K50 EPC1441 JESD-71 PDF

    EPCS16

    Abstract: epcs128 1064V
    Text: 1. Altera Configuration Devices CF52001-2.4 Introduction During device operation, Altera FPGAs store configuration data in SRAM cells. Because SRAM memory is volatile, the SRAM cells must be loaded with configuration data each time the device powers up. You can configure Stratix® series, Cyclone®


    Original
    CF52001-2 EPC16, 20ction. EPCS16 EPCS64 epcs128 1064V PDF

    7809 voltage regulator datasheet

    Abstract: 7809 voltage regulator voltage regulator 7809 INL03991-02 7809 data sheet national semiconductor embedded system projects pdf free download toshiba web cam TB62705 ST 7809 voltage regulator excalibur Board
    Text: & News Views Second Quarter 2001 Newsletter for Altera Customers Altera Provides the Complete I/O Solution with the New APEX II Device Family Altera introduces the APEXTM II device family— flexible, high-performance, high-density programmable logic devices PLDs that deliver


    Original
    624-megabit 7809 voltage regulator datasheet 7809 voltage regulator voltage regulator 7809 INL03991-02 7809 data sheet national semiconductor embedded system projects pdf free download toshiba web cam TB62705 ST 7809 voltage regulator excalibur Board PDF

    pin configuration 1K variable resistor

    Abstract: EPC1441 EPC16 EPCS128 EPCS16 EPCS64 EPC8QC100 EPC8QC100 Pinout fpga JTAG Programmer Schematics ic 11105 circuits diagraM
    Text: Configuration Handbook Preliminary Information 101 Innovation Drive San Jose, CA 95134 www.altera.com Config-1.3 September 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    ASIC 101

    Abstract: 256-pin EP1K10 EP1K100 EP1K30 EP1K50 208-pin 25616
    Text: 量産アプリケーション向けローコスト・ソリューション ルック・アップ・テーブル(LUT)をベースにしたACEXTMプロ クノロジも導入されています。ACEXデバイスにはPLL(Phase- グラマブル・ロジック・デバイス(PLD)ファミリは価格要


    Original
    100MHz 66MHzPCI EP1K10 100-Pin 144-Pin 208-Pin 256-Pin EP1K30 ASIC 101 EP1K10 EP1K100 EP1K30 EP1K50 25616 PDF

    PCN0504

    Abstract: EME-G700 SUMITOMO G700 SUMIKON EME-G700 SUMITOMO EME G700 MPM7128 EME-G700 datasheet G700 SUMItomo EME-G700 Sumikon
    Text: PROCESS CHANGE NOTICE PCN0504 STANDARDIZED EME-G700 SERIES MOLD COMPOUND FOR QFP PACKAGES Change Description: Altera will be standardizing on Sumikon EME-G700 series mold compound in Altera’s quad flat pack QFP packages. All QFP packages assembled at ASE in Malaysia and Amkor in


    Original
    PCN0504 EME-G700 MP8000 EME-6300HJ EPF8452A, EPF8636A, EPF8820A, PCN0504 SUMITOMO G700 SUMIKON EME-G700 SUMITOMO EME G700 MPM7128 EME-G700 datasheet G700 SUMItomo EME-G700 Sumikon PDF

    verilog code for baud rate generator

    Abstract: uart vhdl h16750 verilog code for UART baud rate generator IrDa port synchronous fifo design in verilog baud rate generator vhdl vhdl code 16 bit processor H16750S H16750
    Text: H16750S Universal Asynchronous Receiver/Transmitter with FIFOs Megafunction General Description Features The H16750S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16750 device. It performs serial-to-parallel conversion on data originating


    Original
    H16750S 16450compatible verilog code for baud rate generator uart vhdl h16750 verilog code for UART baud rate generator IrDa port synchronous fifo design in verilog baud rate generator vhdl vhdl code 16 bit processor H16750 PDF

    tms 3899

    Abstract: lot Code Formats altera cyclone EPC8 bios fail EPM3032 EP1C12F
    Text: Section I. Cyclone FPGA Family Data Sheet This section provides designers with the data sheet specifications for Cyclone devices. The chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information,


    Original
    7000B tms 3899 lot Code Formats altera cyclone EPC8 bios fail EPM3032 EP1C12F PDF

    EPC1213DM883B

    Abstract: EPC8QC100 EPC1213DM883 EPC1064PC8 EP22V10EPC10
    Text: Configuration Devices for February 2002, ver. 12.1 Features Data Sheet • ■ ■ ■ ■ ■ ■ ■ Altera Corporation DS-EPROM-12.1 SRAM-Based LUT Devices Serial device family for configuring APEXTM II, APEX 20K including APEX 20K, APEX 20KC, and APEX 20KE , MercuryTM, ACEX® 1K,


    Original
    EPC1213DM883B 5962-9474501MPA) EPC1213DM8 EPC8QC100 EPC1213DM883 EPC1064PC8 EP22V10EPC10 PDF

    epc1213

    Abstract: EPC1PC8 EPC2LI20 EPC1064 EPC1064V EPC1441 EPC16 pdip 24 altera
    Text: 5. Configuration Devices for SRAM-Based LUT Devices Data Sheet CF52005-1.0 Features • ■ ■ ■ ■ ■ ■ ■ f Altera Corporation September 2003 Configuration device family for configuring StratixTM, Stratix GX, CycloneTM, APEXTM II, APEX 20K including APEX 20K, APEX 20KC,


    Original
    CF52005-1 EPC2TC32 32-pin EPC2TI32 20-pin EPC2LC20 EPC2LI20 EPC1LC20 epc1213 EPC1PC8 EPC2LI20 EPC1064 EPC1064V EPC1441 EPC16 pdip 24 altera PDF

    EP4CE6 package

    Abstract: EP4CE40 Altera EP4CE6 EP4CE55 5M240Z 5M1270Z QFN148 5m570z 5M40 5M80
    Text: Package Information Datasheet for Altera Devices DS-PKG-16.3 This datasheet provides package and thermal resistance information for Altera devices. Package information includes the ordering code reference, package acronym, leadframe material, lead finish plating , JEDEC outline reference, lead


    Original
    DS-PKG-16 EP4CE6 package EP4CE40 Altera EP4CE6 EP4CE55 5M240Z 5M1270Z QFN148 5m570z 5M40 5M80 PDF

    schematic diagram atx Power supply 500w

    Abstract: pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS
    Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 Digital Signal Processors, iCoupler , iMEMS® and iSensor . . . . . 805, 2707, 2768-2769 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-568 RF Connectors . . . . . . . . . . . . . . . . . . . . . . Pages 454-455


    Original
    P462-ND P463-ND LNG295LFCP2U LNG395MFTP5U US2011) schematic diagram atx Power supply 500w pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS PDF

    16550A UART texas instruments

    Abstract: vhdl code for 4 bit even parity generator EP1K30 EP20K30E EPF10K30E H16550 verilog code for 8 bit fifo register
    Text: H16550 Megafunction Universal Asynchronous Receiver/Transmitter with FIFOs General Description Features The H16550 is a standard UART providing 100% software compatibility with the popular Texas Instruments 16550 device. It performs serial-toparallel conversion on data originating from


    Original
    H16550 16550A UART texas instruments vhdl code for 4 bit even parity generator EP1K30 EP20K30E EPF10K30E verilog code for 8 bit fifo register PDF

    transistor k 4212

    Abstract: EP1K10 EP1K100 EP1K30 EP1K50 adjustable pwm voltage regulator SLUP183
    Text: Application Note TI Power Solutions Power-Up Altera FPGAs Application Note SLUA278 – October 2002 TI Power Solutions Power-Up Altera FPGAs Sophie Chen Power Supply Control Products ABSTRACT Power requirements and power consumptions for Altera FPGAs, including ACEX 1K, APEX


    Original
    SLUA278 transistor k 4212 EP1K10 EP1K100 EP1K30 EP1K50 adjustable pwm voltage regulator SLUP183 PDF