Untitled
Abstract: No abstract text available
Text: DATA SHEET 128M bits SDRAM Bare Chip ECS1232ABCN-A 4M words x 32 bits Features The ECS1232ABCN is a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. This product is Bare Chip.
|
Original
|
ECS1232ABCN-A
ECS1232ABCN
133MHz
M01E0107
E0486E30
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET 128M bits SDRAM Bare Chip ECS1232ABCN-A 4M words x 32 bits Description Features The ECS1232ABCN is a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.
|
Original
|
ECS1232ABCN-A
ECS1232ABCN
133MHz
M01E0107
E0486E20
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET 128M bits SDRAM Bare Chip ECS1232ABCN-A 4M words x 32 bits Description Features The ECS1232ABCN is a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.
|
Original
|
ECS1232ABCN-A
ECS1232ABCN
133MHz
M01E0107
E0486E30
|
PDF
|