E142 wafer format
Abstract: HEL32 MR 4710 IC 300w power amplifier circuit diagram HEL05 klt22 HEL12 HEL31 HEL16 HLT22 HLT28
Text: DL140/D Rev. 6, Jan-2001 High Performance ECL Data ECLinPS and ECLinPS Lite™ High Performance ECL Device Data ECLinPS, ECLinPS Lite, and Low Voltage ECLinPS DL140/D Rev. 6, Jan–2001 SCILLC, 2001 Previous Edition 2000 “All Rights Reserved”
|
Original
|
DL140/D
Jan-2001
r14525
E142 wafer format
HEL32
MR 4710 IC
300w power amplifier circuit diagram
HEL05
klt22
HEL12 HEL31
HEL16
HLT22
HLT28
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Micrel, Inc. • ■ ■ ■ ■ SY100S302 DESCRIPTION FEATURES ■ ■ ■ ■ SY100S302 QUINT 2-INPUT OR/NOR GATE Max. propagation delay of 700ps IEE min. of –45mA Industry standard 100K ECL levels Extended supply voltage option: VEE = –4.2V to –5.5V
|
Original
|
SY100S302
700ps
F100K
24-pin
28-pin
SY100S302
M9999-032206
|
PDF
|
F100K
Abstract: SY100S302 SY100S302JC SY100S302JCTR
Text: Micrel, Inc. • ■ ■ ■ ■ SY100S302 DESCRIPTION FEATURES ■ ■ ■ ■ SY100S302 QUINT 2-INPUT OR/NOR GATE Max. propagation delay of 700ps IEE min. of –45mA Industry standard 100K ECL levels Extended supply voltage option: VEE = –4.2V to –5.5V
|
Original
|
SY100S302
700ps
F100K
28-pin
SY100S302
M9999-042307
F100K
SY100S302JC
SY100S302JCTR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Micrel, Inc. HEX D FLIP-FLOP FEATURES DESCRIPTION Max. toggle frequency of 700MHz Clock to Q max. of 1200ps IEE min. of –98mA Industry standard 100K ECL levels Extended supply voltage option: VEE = –4.2V to –5.5V Voltage and temperature compensation for improved
|
Original
|
700MHz
1200ps
F100K
28-pin
SY100S351
SY100S351
M9999-060910
|
PDF
|
MICREL marking
Abstract: F100K SY100S314 SY100S314JC SY100S314JCTR
Text: Micrel, Inc. QUINT DIFFERENTIAL LINE RECEIVER DESCRIPTION FEATURES The SY100S314 offers five differential line receivers with emitter follower outputs, designed for use in high-performance ECL systems. For single-ended operation, the VBB reference voltage is available. In the single-ended mode, the apparent
|
Original
|
SY100S314
SY100S314
M9999-060910
MICREL marking
F100K
SY100S314JC
SY100S314JCTR
|
PDF
|
F100K
Abstract: SY100S351 SY100S351FC SY100S351JC
Text: Micrel, Inc. SY100S351 HEX D FLIP-FLOP FEATURES • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ SY100S351 DESCRIPTION Max. toggle frequency of 700MHz Clock to Q max. of 1200ps IEE min. of –98mA Industry standard 100K ECL levels Extended supply voltage option:
|
Original
|
SY100S351
700MHz
1200ps
F100K
24-pin
28-pin
SY100S351
M9999-032406
F100K
SY100S351FC
SY100S351JC
|
PDF
|
F100K
Abstract: SY100S363 SY100S363FC SY100S363FCTR SY100S363JC SY100S363JCTR A2 ZA
Text: Micrel, Inc. DUAL 8-INPUT MULTIPLEXER SY100S363 SY100S363 DESCRIPTION FEATURES • ■ ■ ■ The SY100S363 is a dual 8-input multiplexer designed for use in new, high-performance ECL systems. The three Data Select inputs S 0 , S 1 , S 2 determine the bits
|
Original
|
SY100S363
SY100S363
900ps
M9999-032406
F100K
SY100S363FC
SY100S363FCTR
SY100S363JC
SY100S363JCTR
A2 ZA
|
PDF
|
F100K
Abstract: SY100S351 SY100S351JC SY100S351JCTR
Text: SY100S351 Micrel, Inc. HEX D FLIP-FLOP FEATURES • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ SY100S351 DESCRIPTION Max. toggle frequency of 700MHz Clock to Q max. of 1200ps IEE min. of –98mA Industry standard 100K ECL levels Extended supply voltage option:
|
Original
|
SY100S351
700MHz
1200ps
F100K
28-pin
SY100S351
M9999-042307
F100K
SY100S351JC
SY100S351JCTR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * TRIPLE 5-INPUT OR/NOR GATE SYNERGY SEMICONDUCTOR DESCRIPTION FEATURES Max. propagation delay of 750ps Iee SY100S301 min. o f-2 5 m A Industry standard 100K ECL levels The S Y 100S 301 is an ultra-fast triple 5-input O R /N O R gate designed for use in high-perform ance ECL systems.
|
OCR Scan
|
750ps
SY100S301
F100K
24-pin
28-pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * DUAL PARITY CHECKER/GENERATOR SYNERGY SY100S360 SEMICONDUCTOR FEATURES DESCRIPTION Max. propagation delay of 2200ps min. o f-7 0m A Industry standard 100K ECL levels Iee Extended supply voltage option: V ee = -4 .2V to -5.5V Voltage and temperature compensation for
|
OCR Scan
|
SY100S360
2200ps
F100K
24-pin
28-pin
SY100S360
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * DUAL PARITY CHECKER/GENERATOR SYNERGY SEMICONDUCTOR FEATURES SY100S360 DESCRIPTION • Max. propagation delay of 2200ps ■ Iee min. of -70mA ■ ESD protection of 2000V ■ Industry standard 100K ECL levels ■ Extended supply voltage option: V ee = -4.2V to -5.5V
|
OCR Scan
|
SY100S360
2200ps
-70mA
SY100S360
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * SYNCHGY SEMICONDUCTOR DUAL 8-INPUT MULTIPLEXER FEATURES Max. propagation delay of 900ps Iee min. o f-92 m A Industry standard 100K ECL levels Extended supply voltage option: V ee = -4.2V to -5.5V Voltage and temperature compensation for improved noise immunity
|
OCR Scan
|
900ps
SY100S363
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * HEX D FLIP-FLOP SYNERGY SEMICONDUCTOR FEATURES DESCRIPTION Max. toggle frequency of 700MHz The SY100S351 offers six D-type, edge-triggered, m aster/slave flip-flops with differential outputs, and is designed for use in high-perform ance ECL system s. The
|
OCR Scan
|
700MHz
SY100S351
75Ki2
1200ps
SY100S351
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * QUINT 2-INPUT OR/NOR GATE SYNERGY SY100S302 SEMICONDUCTOR FEATURES DESCRIPTION • Max. propagation delay of 700ps ■ Iee min. of -45mA ■ ESD protection of 2000V ■ Industry standard 100K ECL levels ■ Extended supply voltage option: — VEE = -4.2V to -5.46V
|
OCR Scan
|
SY100S302
700ps
-45mA
F100K
SY100S302
75KS1
SY100S302DC
D24-1
SY100S302FC
F24-1
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: * 4-STAGE COUNTER/ SHIFT REGISTER SYNERQY SY100S336 SEMICONDUCTOR FEATURES DESCRIPTION The SY100S336 functions either as a m odulo-16 up/ down counter or as a 4-bit bidirectional shift register and is designed for use in high-perform ance ECL system s. Three
|
OCR Scan
|
SY100S336
SY100S336
odulo-16
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * TRIPLE 5-INPUT OR/NOR GATE SYNERGY Qv-mn^m SY100S301 SEMICONDUCTOR FEATURES DESCRIPTION Max. propagation delay of 750ps I e e min. of-25mA ESD protection of 2000V Industry standard 100K ECL levels Extended supply voltage option: — VEE = -4.2V to-5.46V
|
OCR Scan
|
SY100S301
750ps
of-25mA
SY100S301
75Kiiinput
F100K
TG013A1
SY100S301DC
D24-1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * A i# iie i /« |/ SYNCHGY SEMICONDUCTOR DUAL 8-INPUT MULTIPLEXER FEATURES Max. propagation delay of 900ps Iee min. o f-92 m A Industry standard 100K ECL levels Extended supply voltage option: V ee = -4.2V to -5.5V Voltage and temperature compensation for
|
OCR Scan
|
SY100S363
900ps
|
PDF
|
Untitled
Abstract: No abstract text available
Text: QUINT EXCLUSIVE OR/NOR GATE SY100S307 The In fin ite Bandw idth Company " DESCRIPTION FEATURES The SY100S307 is an ultra-fast quint exclusive-OR/ NOR gate designed for use in high-performance ECL systems. A function output that is the wire-OR result of the
|
OCR Scan
|
SY100S307
1000ps
SY100S307
-58mA
F100K
24-pin
SY100S307FC
SY100S307JC
SY100S307JCTR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * SYNERGY DUAL PARITY CH ECKER /G EN ERATO R SY100S360 SEMICONDUCTOR FEATURES DESCRIPTION Max. propagation delay of 2200ps Iee min. o f-70 m A Industry standard 100K ECL levels Extended supply voltage option: V ee = -4.2V to -5.5V Voltage and temperature compensation for
|
OCR Scan
|
SY100S360
2200ps
SY100S360
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * SYNERGY 8-BIT SHIFT REGISTER SY100S341 SEMICONDUCTOR DESCRIPTION FEATURES Max. shift frequency of 600MHz Max. Clock to Q delay of 1200ps Iee min. of -150m A Industry standard 100K ECL levels Extended supply voltage option: V ee = -4.2V to -5.5V Voltage and temperature compensation for
|
OCR Scan
|
SY100S341
600MHz
1200ps
-150m
SY100S341
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * SY100S341 8-BIT SHIFT REGISTER SYNERGY SEMICONDUCTOR DESCRIPTION FEATURES Max. shift frequency of 600MHz Max. Clock to Q delay of 1200ps Iee min. of -150m A Industry standard 100K ECL levels Extended supply voltage option: V ee = -4.2V to -5.5V Voltage and temperature compensation for
|
OCR Scan
|
SY100S341
600MHz
1200ps
SY100S341
-150m
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * 4-STAGE COUNTER/ SHIFT REGISTER SYNERGY SEMICONDUCTOR FEATURES DESCRIPTION • Max. shift frequency of 700MHz ■ Clock to Q delay max. of 1lOOps ■ lEEmln. of -170mA ■ ESD protection of 2000V ■ Internal 75KO input pull-down resistors ■ Industry standard 100K ECL levels
|
OCR Scan
|
700MHz
-170mA
F100K
SY100S336
SY100S336DC
D24-1
SY100S336FC
F24-1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * FEATURES DESCRIPTION Max. propagation delay of 700ps Ie e SY100S322 9-BIT BUFFER SYNERGY SEMICONDUCTOR The SY100S322 is an ultra-fast buffer designed for use in high-perform ance ECL system s. The device provides nine non-inverting buffers with single-ended outputs. The
|
OCR Scan
|
700ps
SY100S322
SY100S322
75Ki2
J28-1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * 9-BIT BUFFER SYNERGY SY100S322 SEMICONDUCTOR DESCRIPTION FEATURES Max. propagation delay of 700ps Iee The SY100S322 is an ultra-fast buffer designed for use in high-perform ance ECL system s. The device provides nine non-inverting buffers w ith single-ended outputs. The
|
OCR Scan
|
SY100S322
700ps
SY100S322
75Ki2
|
PDF
|