Untitled
Abstract: No abstract text available
Text: 74AUP2G34 DUAL BUFFERS Description Pin Assignments The Advanced Ultra Low Power AUP CMOS logic family is designed for low power and extended battery life in portable applications. ADVANCED INFORMATION The 74AUP2G34 is composed of two buffers with standard push-pull
|
Original
|
PDF
|
74AUP2G34
74AUP2G34
DS35514
|
Untitled
Abstract: No abstract text available
Text: 74AUP2G34 DUAL BUFFERS Description Pin Assignments The Advanced Ultra Low Power AUP CMOS logic family is designed for low power and extended battery life in portable applications. ADVANCED ADVANCEDINFORMATION INFORMATION The 74AUP2G34 is composed of two buffers with standard push-pull
|
Original
|
PDF
|
74AUP2G34
74AUP2G34
DS35514
|
Untitled
Abstract: No abstract text available
Text: 74AUP2G34 DUAL BUFFER GATE Description Pin Assignments The Advanced Ultra Low Power AUP CMOS logic family is designed for low power and extended battery life in portable applications. NEW PRODUCT ADVANCED INFORMATION The 74AUP2G34 is a dual buffer gate with standard push-pull outputs
|
Original
|
PDF
|
74AUP2G34
74AUP2G34
DS35514
|