Untitled
Abstract: No abstract text available
Text: Preliminary Technical Information IXFN132N50P3 Polar3TM HiPerFETTM Power MOSFET VDSS ID25 RDS on trr D N-Channel Enhancement Mode Avalanche Rated Fast Intrinsic Rectifier = = 500V 112A 39m 250ns G S miniBLOC E153432 S S G Symbol Test Conditions
|
Original
|
IXFN132N50P3
250ns
E153432
132N50P3
|
PDF
|
F100K ECL 300 series and design guide
Abstract: AN353
Text: 100353 Low Power 8-Bit Register General Description Features The 100353 contains eight D-type edge triggered, master/ slave flip-flops with individual inputs Dn , true outputs (Qn), a clock input (CP), and a common clock enable pin (CEN). Data enters the master when CP is LOW and transfers to the
|
Original
|
MIL-STD-883
AN-353:
MM58167B
4Nov95
7-Mar-2001]
pdf\recode\100353
F100K ECL 300 series and design guide
AN353
|
PDF
|
DS1003
Abstract: DS1003-16 DS1003-20 DS1003-25 DS1003-33 DS1003-40 DS1003M R3000
Text: DS1003 DS1003 4-Tap Silicon Delay Line for RISC Applications FEATURES PIN ASSIGNMENT • All-silicon time delay • Four delayed clock phases from input • Input frequency independent • Precise tap-to-tap delays • Leading and trailing edge precision • Preserves input symmetry
|
Original
|
DS1003
14-pin
DS1003
DS1003M
74F04
DS1003-16
DS1003-20
DS1003-25
DS1003-33
DS1003-40
R3000
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Advance Technical Information Polar3TM HiPerFETTM Power MOSFET VDSS ID25 IXFN132N50P3 RDS on trr N-Channel Enhancement Mode Avalanche Rated Fast Intrinsic Rectifier = = ≤ ≤ 500V 112A Ω 39mΩ 250ns miniBLOC E153432 S G Symbol Test Conditions Maximum Ratings
|
Original
|
IXFN132N50P3
250ns
E153432
132N50P3
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IXFN132N50P3 Polar3TM HiPerFETTM Power MOSFET VDSS ID25 RDS on trr D N-Channel Enhancement Mode Avalanche Rated Fast Intrinsic Rectifier = = 500V 112A 39m 250ns G S miniBLOC E153432 S S G Symbol Test Conditions Maximum Ratings VDSS TJ = 25C to 150C
|
Original
|
IXFN132N50P3
250ns
E153432
132N50P3
K9-W38)
2-14-A
|
PDF
|
RF7170
Abstract: RF7170TR13 DCS1800 EGSM900 PCS1900
Text: RF7170 QUAD-BAND TX/DUAL-BAND RX GSM/GPRS TRANSMIT MODULE Low RX Insertion Loss Two Symmetrical RX Ports 0dBm to 6dBm Drive Level, >50dB of Dynamic Range Integrated Power-Flattening Circuit for Lower Power Variation under Mismatch Conditions VBATT Tracking Circuit for
|
Original
|
RF7170
GSM850/EGSM900/
DCS1800/PCS1900
2002/95/EC
DS100316
RF7170
RF7170TR13
DCS1800
EGSM900
PCS1900
|
PDF
|
ixfn132n50p3
Abstract: 132N50P3 diode 6.6A rectifier Z diode BE 66a ixfn132
Text: Advance Technical Information IXFN132N50P3 Polar3TM HiPerFETTM Power MOSFET VDSS ID25 RDS on trr N-Channel Enhancement Mode Avalanche Rated Fast Intrinsic Rectifier = = ≤ ≤ 500V 112A Ω 39mΩ 250ns miniBLOC E153432 S G Symbol Test Conditions Maximum Ratings
|
Original
|
IXFN132N50P3
250ns
E153432
132N50P3
ixfn132n50p3
diode 6.6A rectifier
Z diode
BE 66a
ixfn132
|
PDF
|
DS1003
Abstract: DS1003-16 DS1003-20 DS1003-25 DS1003-33 DS1003-40 DS1003M R3000
Text: DS1003 DS1003 4-Tap Silicon Delay Line for RISC Applications FEATURES PIN ASSIGNMENT • All-silicon time delay • Four delayed clock phases from input • Input frequency independent • Precise tap-to-tap delays • Leading and trailing edge precision • Preserves input symmetry
|
Original
|
DS1003
14-pin
DS1003
DS1003M
74F04
DS1003-16
DS1003-20
DS1003-25
DS1003-33
DS1003-40
R3000
|
PDF
|
"Direct Replacement"
Abstract: D919 DS1003 DS1003-16 DS1003M-16 DS1003M-25 Direct Replacement TEXAS
Text: DALLAS SEMICONDUCTOR 4401 South Beltwood Parkway Dallas, Texas 75244-3292 972 371-4000 Date: May 11th, 1999 Subject: PRODUCT CHANGE NOTICE – D91901 Description: Product Obsolescence – DS1003 4-Tap Silicon Delay Line for RISC Applications Description of Change:
|
Original
|
D91901
DS1003
DS1003.
DS1003-16,
DS1003M-16,
DS1003H-16,
DS1003Hse
DS1003:
"Direct Replacement"
D919
DS1003-16
DS1003M-16
DS1003M-25
Direct Replacement TEXAS
|
PDF
|
F100K
Abstract: No abstract text available
Text: 100353 Low Power 8-Bit Register General Description Features The 100353 contains eight D-type edge triggered, master/ slave flip-flops with individual inputs Dn , true outputs (Qn), a clock input (CP), and a common clock enable pin (CEN). Data enters the master when CP is LOW and transfers to the
|
Original
|
MIL-STD-883
F100K
|
PDF
|
DS1666
Abstract: DS2011D 74F04 DS1003 DS1003-16 DS1003-20 DS1003-25 DS1003-33 DS1003-40 DS1003M
Text: DS1003 DS1003 DALLAS SEMICONDUCTOR FEATURES 4-Tap Silicon Delay Line for RISC A pplications PIN ASSIGNMENT • All-silicon tim e delay IN • Four delayed clock phases from input NC • Input frequency independent NC NC • Precise tap-to-tap delays • Leading and trailing edge precision
|
OCR Scan
|
DS1003
14-pin
DS1003
l413D
0D14415
DS1666
DS2011D
74F04
DS1003-16
DS1003-20
DS1003-25
DS1003-33
DS1003-40
DS1003M
|
PDF
|
DS1868
Abstract: LM 4440 AUDIO AMPLIFIER CIRCUIT DS1230y-200 battery date codes circuit diagram laptop motherboard Scans-049 texas instrument catalog 74ls DS1666-50 st c031 s1040 diode
Text: S ystem E x t e n s i o n Data Book CPU Supervisors Digital Potentiometers Silicon Timed Circuits Thermal Products DALLAS SEMICONDUCTOR Copyright 1994 Dallas Semiconductor Corporation, Dallas, Texas All Rights Reserved. Circuit diagrams are included to illustrate typical semiconductor applications. Complete information sufficient for
|
OCR Scan
|
28-PIN
DS9003
DS1868
LM 4440 AUDIO AMPLIFIER CIRCUIT
DS1230y-200 battery date codes
circuit diagram laptop motherboard
Scans-049
texas instrument
catalog 74ls
DS1666-50
st c031
s1040 diode
|
PDF
|
DS1669 equivalent
Abstract: DS1640
Text: DS1003 DS1003 DALLAS SEMICONDUCTOR FEATURES 4-Tap Silicon Delay Line for RISC A pplications PIN ASSIGNMENT • All-silicon tim e delay IN • Four delayed clock phases from input NC • Input frequency independent NC NC • Precise tap-to-tap delays • Leading and trailing edge precision
|
OCR Scan
|
DS1003
14-pin
DS1003M
l413D
0D14415
DS1669 equivalent
DS1640
|
PDF
|
Untitled
Abstract: No abstract text available
Text: D S 1003 DS1003 4-Tap Silicon Delay Line for RISC Applications DALLAS SEMICONDUCTOR FEATURES PIN ASSIGNMENT • All-silicon time delay • Four delayed clock phases from input • Input frequency independent • Precise tap-to-tap delays NC • Leading and trailing edge precision
|
OCR Scan
|
14-pin
DS1003
DS1003M
74F04
|
PDF
|
|
|
DS1003
Abstract: DS1003-16 DS1003-20 DS1003-25 DS1003-33 DS1003G DS1003H DS1003M OMT software
Text: DS1003 DS1003 DALLAS SEMICONDUCTOR 4-Tap Silicon Delay Line for RISC Applications PIN ASSIGNMENT FEATURES • All-silicon time delay IN • Four delayed clock phases from input NC • Input frequency independent NC • Precise tap-to-tap delays NC • Leading and trailing edge precision
|
OCR Scan
|
DS1003
14-pin
74F04
DS1003
DS1003-16
DS1003-20
DS1003-25
DS1003-33
DS1003G
DS1003H
DS1003M
OMT software
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 100353 Low Power 8-Bit Register General Description Features The 100353 contains eight D-type edge triggered, master/ slave flip-flops with individual inputs Dn , true outputs (Qn), a clock input (CP), and a common clock enable pin (CEN). Data enters the master when CP is LOW and transfers to the
|
OCR Scan
|
Av1-800-737-7018
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DS1003 DS1003 4-Tap Silicon Delay Line for RISC Applications DALLAS SEMICONDUCTOR PIN ASSIGNMENT FEATURES • All-silicon time delay [ 1 NC [ 2 NC C 3 NC [ 4 TAP 3 C5 NC [ 6 GND [ 7 IN • Four delayed clock phases from input • Input frequency independent
|
OCR Scan
|
DS1003
14-pin
DS1003
74F04
|
PDF
|
DS1669 equivalent
Abstract: DS2011D DS2013 DS1228 DS1666 74F04 DS1640 DS1003-16 DS1003-20 DS1003-33
Text: DS1003 DS1003 DALLAS SEMICONDUCTOR FEATURES 4-Tap Silicon Delay Line for RISC A pplications PIN ASSIGNMENT • All-silicon tim e delay • Four delayed clock phases from input • Input frequency independent • Precise tap-to-tap delays • Leading and trailing edge precision
|
OCR Scan
|
DS1003
14-pin
DS1003
l413D
0D14415
DS1669 equivalent
DS2011D
DS2013
DS1228
DS1666
74F04
DS1640
DS1003-16
DS1003-20
DS1003-33
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DS1003 DS1003 4-Tap Silicon Delay Line for RISC Applications DALLAS SEMICONDUCTOR FEATURES PIN ASSIGNMENT • All-silicon time delay IN • Four delayed clock phases from input NC • Input frequency independent NC • Precise tap-to-tap delays NC • Leading and trailing edge precision
|
OCR Scan
|
DS1003
14-pin
DS1003
74F04
|
PDF
|
DS1494L-F5
Abstract: DS1231N-35 diode s1045s ds1494 DS1994 DS1820 ASM example ds1225ad ic date codes dallas date code FOR DS1230Y S1045S DS19S DS1236s replacement
Text: Ffll 9 3 ^*0 i AC 1 08 1 62 Touch Memory EconoMemories Software Authorization DALLAS SEMICONDUCTOR Copyright 1994 Dallas Semiconductor Corporation, Dallas, Texas All Rights Reserved. Circuit diagrams are included to illustrate typical semiconductor applications. Complete information sufficient for
|
OCR Scan
|
28-PIN
DS9003
DS1494L-F5
DS1231N-35
diode s1045s
ds1494 DS1994
DS1820 ASM example
ds1225ad ic date codes
dallas date code FOR DS1230Y
S1045S
DS19S
DS1236s replacement
|
PDF
|