Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DOD15 Search Results

    DOD15 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    CT2500 MIL-STD-1397 Type D & E Low Level Serial Interface Protocol Chip

    Abstract: CT2500 CT1698 mil-std-1397
    Text: CT2500 MIL-STD-1397 Type D & E Low Level Serial Interface Protocol Chip Features • Performs Source and Sink functions CIRCUIT TECHNOLOGY www.aeroflex.com • Implements Type D & E protocols • Burst Mode Capability A E RO • Available in a PGA Package


    Original     		PDF CT2500 MIL-STD-1397 CT2500 CT1698) re/12/98 THE-1553 SCDCT2500 CT2500 MIL-STD-1397 Type D & E Low Level Serial Interface Protocol Chip CT1698

    hynix HYMD264646B8J-D43

    Abstract: HYMD264646b8j-d43
    Text: 64Mx64 bits Unbuffered DDR SDRAM DIMM HYMD264646B8J DESCRIPTION Hynix HYMD264646B8J series is unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules DIMMs which are organized as 64Mx64 high-speed memory arrays. Hynix HYMD264646B8J series consists of


    Original     		PDF 64Mx64 HYMD264646B8J HYMD264646B8J 184-pin 32Mx8 400mil a184pin hynix HYMD264646B8J-D43 HYMD264646b8j-d43

    Untitled

    Abstract: No abstract text available
    Text: .,f,i . . ,.:.:,;ri, ,.:. , ,.:,+:. . . . .4., ? >.,“ .s, ,. .,. ., c .,. , ,. $ ., ,. . ., s ., .,., ! .,.,.,. : .”,>. . . . . . . . . ,., , . . . . . . . . ., ., , .,., , . . . . Order this document Freescale Semiconductor, Inc.


    Original     		PDF BR5091D MC68882 MC68882 MK145BP,

    hymd564646b8j-d43

    Abstract: HYMD532646B6-H DDR400B DDR266 DDR266B DDR333 DDR400 hynix module suffix hynix module suffix 184pin HYMD532646BP6
    Text: 184pin Unbuffered DDR SDRAM DIMMs based on 512Mb B ver. This Hynix unbuffered Dual In-Line Memory Module DIMM series consists of 512Mb B ver. DDR SDRAMs in 400mil TSOP II packages on a 184pin glass-epoxy substrate. This Hynix 512Mb B ver. based unbuffered DIMM series provide


    Original     		PDF 184pin 512Mb 400mil 184-pin HYMD512726B 157MAX 1184pin hymd564646b8j-d43 HYMD532646B6-H DDR400B DDR266 DDR266B DDR333 DDR400 hynix module suffix hynix module suffix 184pin HYMD532646BP6

    Untitled

    Abstract: No abstract text available
    Text: 184pin Unbuffered DDR SDRAM DIMMs based on 512Mb C ver. TSOP This Hynix unbuffered Dual In-Line Memory Module (DIMM) series consists of 512Mb C ver. DDR SDRAMs in 400mil TSOP II packages on a 184pin glass-epoxy substrate. This Hynix 512Mb C ver. based unbuffered DIMM series provide


    Original     		PDF 184pin 512Mb 400mil 184-pin

    Untitled

    Abstract: No abstract text available
    Text: 240pin DDR2 SDRAM Unbuffered DIMMs based on 1Gb 1st ver. This Hynix unbuffered Dual In-Line Memory Module DIMM series consists of 1Gb 1st ver. DDR2 SDRAMs in Fine Ball Grid Array(FBGA) packages on a 240pin glass-epoxy substrate. This Hynix 1Gb 1st ver. based DDR2 Unbuffered DIMM


    Original     		PDF 240pin HYMP125U 1240pin

    Untitled

    Abstract: No abstract text available
    Text: 128Mx64 bits Unbuffered DDR SO-DIMM HYMD512M646B L F8-J/M/K/H/L Document Title 128Mx64 bits Unbuffered DDR SO-DIMM Revision History No. History Draft Date 0.1 Initial Draft Jan. 2004 0.2 IDD3P Value Adjusted from 216 to 192 [mA] at Page 9 Apr. 2004 Remark


    Original     		PDF 128Mx64 HYMD512M646B 200-pin

    Untitled

    Abstract: No abstract text available
    Text: 184pin Unbuffered DDR SDRAM DIMMs based on 256Mb D ver. TSOP This Hynix unbuffered Dual In-Line Memory Module (DIMM) series consists of 256Mb D ver. DDR SDRAMs in 400 mil TSOP II packages on a 184pin glass-epoxy substrate. This Hynix 256Mb D ver. based unbuffered DIMM series provide


    Original     		PDF 184pin 256Mb 184-pin 157MAX 1184pin HYMD216646D

    hynix ddr2 ram

    Abstract: HYNIX DDR2 512M hynix hy5ps1g
    Text: 240pin DDR2 SDRAM Unbuffered DIMMs based on 2Gb M version This Hynix unbuffered Dual In-Line Memory Module DIMM series consists of 2Gb M version DDR2 SDRAMs in Fine Ball Grid Array(FBGA) packages on a 240pin glass-epoxy substrate. This Hynix 2Gb version M based DDR2 Unbuffered DIMM series provide a high performance 8 byte interface in 133.35mm


    Original     		PDF 240pin 1240pin 512Mx HMP351U7MFP8C hynix ddr2 ram HYNIX DDR2 512M hynix hy5ps1g

    Untitled

    Abstract: No abstract text available
    Text: 240pin DDR2 SDRAM Unbuffered DIMMs based on 2Gb A version This Hynix unbuffered Dual In-Line Memory Module DIMM series consists of 2Gb A version DDR2 SDRAMs in Fine Ball Grid Array (FBGA) packages on a 240pin glass-epoxy substrate. This Hynix 2Gb version A based DDR2 Unbuffered DIMM series provide a high performance 8 byte interface in 133.35mm


    Original     		PDF 240pin On-Di10 1240pin 512Mx HMP351U7AFR8C

    Untitled

    Abstract: No abstract text available
    Text: S N 74AC T215 7 2K x 16 C A C H E A D D R E S S C O M PA R A TO R /D A TA RAM D3326, JANUARY 1990-REVlSED JUNE 1990 Fast A ddress to Match Delay . . . 20 ns Max FN PACKAGE TOP VIEW Totem -Pole and Open-Drain Match Outputs On-Chip Address/D ata Com parator


    OCR Scan     		PDF D3326, 1990-REVlSED T2157 18-bit T2157 ACT2157

    te disa 1202

    Abstract: l286
    Text: Final 80L286 Low-Power High-Performance Microprocessor with Memory Management and Protection Advanced Micro Devices DISTINCTIVE CHARACTERISTICS • High-performance processor up to 13.3 times IAPX 86 when using the 16 MHz 80L286 Surface-m ountable PLCC for high density


    OCR Scan     		PDF 80L286 80L286) and16 80L286 80C86 te disa 1202 l286

    SN54299

    Abstract: LG 21 fs 4
    Text: TLC32044M VOICE-BAND ANALOG INTERFACE CIRCUIT D3495, MAY 1990 Advanced LinCMOS Sllicon-Gate Process Technology J PACKAGE TOP VIEW 14-Bit Dynamic Range ADC and DAC * * * * * * * 16-Bit Dynamic Range Input With Programmable Gain NU[ 1 RESETI 2 e o d r Variable ADC and DAC Sampling Rate up to


    OCR Scan     		PDF TLC32044M D3495, 14-Bit 16-Bit SMJ320E14, SMJ32020, SMJ320C25, SMJ320C30 SN54299 SMJ320C10, LG 21 fs 4

    tlr2u

    Abstract: No abstract text available
    Text: H D4 04 4 1 8 /H D4 07 4 41 8 / H D4074408 D e sc rip tio n T he HD404418, HD4074418, a n d H D 4074408 a re 4-b it sin g le-ch ip m ic ro c o m p u te rs b a s i­ cally e q u iv a le n t to th e HM CS400 se rie s p ro ­ vid in g h ig h p ro g ra m m in g p ro d u c tiv ity a n d


    OCR Scan     		PDF D4074408 HD404418, HD4074418, CS400 HD404418 HD4074418 4074408S 4074418S tlr2u

    Untitled

    Abstract: No abstract text available
    Text: in te i 386 DX MICROPROCESSOR HIGH PERFORMANCE 32-BIT CHMOS MICROPROCESSOR WITH INTEGRATED MEMORY MANAGEMENT Optimized for System Performance — Pipelined Instruction Execution — On-Chip Address Translation Caches — 20, 25 and 33 MHz Clock — 40, 50 and 66 Megabytes/Sec Bus


    OCR Scan     		PDF 32-BIT ICE-386

    MAKING CODE 1H sod

    Abstract: No abstract text available
    Text: TMS34094 ISA BUS INTERFACE S PV S 006A - FEBRUARY 1992 - REVISED JUNE 1992 • Simplifies Design of High-Performance ISA PC Graphics Systems • Single-Integrated Circuit Interfaces TMS34020 to ISA Bus • Conforms to ISA Portions of the EISA Rev. 3.11 Specifications


    OCR Scan     		PDF TMS34094 TMS34020 16-Bit 160-PIN MAKING CODE 1H sod

    11-CQ2

    Abstract: No abstract text available
    Text: IBM13N4649JC IBM13N4739JC PRELIMINARY 4M X 64/72 2 Bank Unbuffered SDRAM Module Features • 168 Pin emerging JEDEC Standard, Unbuffered Byte Dual In-line Memory Module • 4Mx64/72 Synchronous DRAM DIMM • Performance: CAS Latency fcK Clock Frequency tcK


    OCR Scan     		PDF IBM13N4649JC IBM13N4739JC 4Mx64/72 11-CQ2

    TS68008CP8

    Abstract: 24182 ef9367 EF6850 SN74LS73 SG 6CA SH 05.22 48-PIN A0-A21 TS68000
    Text: ^ S C S -T H O M S O N D g l( e m i( g T [ R M O ( g S T S 6 8 0 0 8 8/16-B IT MICROPROCESSOR WITH 8-B IT DATA BUS • ■ ■ ■ ■ ■ ■ 17 32-BIT DATA AND ADDRESS REGISTERS 56 BASIC INSTRUCTION TYPES EXTENSIVE EXCEPTION PROCESSING MEMORY MAPPED I/O


    OCR Scan     		PDF TS68008 8/16-BIT 32-BIT TS68000 TS68008 TS68000 16-bit TS68008CP8 24182 ef9367 EF6850 SN74LS73 SG 6CA SH 05.22 48-PIN A0-A21

    delco dm 8

    Abstract: DD-03282PP Delco IC receivers DM-466
    Text: d Td Tc DD-03282 ARINO 429 TRANSCEIVER IL.C D A T A D E V IC E CORPORATION — FEATURES DESCRIPTION The DD-03282 device is a two-channel receiver, one-channel transmitter in accordance with the “ARINC Specifi­ cation 429 Digital Information Transfer System, Mark 33” ARINC 429 . This


    OCR Scan     		PDF DD-03282 DD-03182 16-bit-wide delco dm 8 DD-03282PP Delco IC receivers DM-466

    Untitled

    Abstract: No abstract text available
    Text: DATA SHEET MOS INTEGRATED CIRCUIT M C-421000AA64FA 1 M-WORD BY 64-BIT DYNAMIC RAM MODULE FAST PAGE MODE Description The MC-421000AA64FA is a 1,048,576 words by 64 bits dynamic RAM module on which 16 pieces of 4 M DRAM: /iPD424400 are assembled. This module provides high density and large quantities of memory in a small space without utilizing the


    OCR Scan     		PDF C-421000AA64FA 64-BIT MC-421000AA64FA /iPD424400 MC-421000AA64-60 MC-421000AA64-70 M168S-S0A1

    mcm6830

    Abstract: EXORCISER motorola M68MM01A 7642T MC68B54 transistor bf 175 motorola application note 6809 6844 MMS1117 EXORCISER motorola M68MM01A2
    Text: The MS800MM0S Support Elem ents Other NMOS MPUs MC3870 ^ MICROCOMPUTER COMPONENTS CMOS MCUS/ICUS MC14S00B, MC141000/1206 Bipolar 4-Blt slice MPU Fam ilies M2900 TTL , M10800 (MECL) nm os Memories RAM, EPROM, ROM CMOS Memories RAM, ROM MEMORY PRODUCTS Bipoiar Memories


    OCR Scan     		PDF MS800MM0S MC3870 MC14S00B, MC141000/1206 M2900 M10800 M6800 MC14500B, MC141000/1200 mcm6830 EXORCISER motorola M68MM01A 7642T MC68B54 transistor bf 175 motorola application note 6809 6844 MMS1117 EXORCISER motorola M68MM01A2

    8089 microprocessor pin diagram

    Abstract: 8089 microprocessor block diagram 8089 intel microprocessor Architecture Diagram 8089 microprocessor architecture 2142 RAM 8284 intel microprocessor architecture input output processor 8089 multiprocessor 8089 8080a intel microprocessor Architecture Diagram communication between cpu and iop
    Text: In te l 8089 8 & 16-BIT HMOS I/O PROCESSOR High Speed DMA C apabilities Including I/O to Memory, M em ory to I/O, M em ory to Memory, and I/O to I/O iAPX 86, 88 Com patible: Removes I/O Overhead from CPU in iAPX 86/11 or 88/11 Configuration Mem ory Based Communication with


    OCR Scan     		PDF 16-BIT 40-pin 8/16-bit 20-bit 8089 microprocessor pin diagram 8089 microprocessor block diagram 8089 intel microprocessor Architecture Diagram 8089 microprocessor architecture 2142 RAM 8284 intel microprocessor architecture input output processor 8089 multiprocessor 8089 8080a intel microprocessor Architecture Diagram communication between cpu and iop

    74LS45

    Abstract: DRAM 4464 uses of 74ls245 to speed up buses tms 4464 10BASE-7 NQ8005 logic diagram of 74LS245 4464 dram ns-1a 0.1 ohm 1.0% 74LS245
    Text: 8005 Advanced Ethernet Data Link Controller AEDLC June 1991 Features • C o n fo rm s to IE E E 802.3 S ta n d a rd • E th e rn e t (10BASE-5) C heapernet (10BASE-2) a n d T w isted P a ir (10BASE-T) ■ R ecognizes One to S ix Selectable S tation


    OCR Scan     		PDF 10BASE-5) 10BASE-2) 10BASE-7) MD400031/E 74LS45 DRAM 4464 uses of 74ls245 to speed up buses tms 4464 10BASE-7 NQ8005 logic diagram of 74LS245 4464 dram ns-1a 0.1 ohm 1.0% 74LS245

    XC-01

    Abstract: D70236 smd 3F9 uPD72291 JUPD70236 interfacing of 8251 devices with 8085 high level language programming of 8085 microprocessor 8085 mnemonic opcode ls-112 TFK U 111 B
    Text: NEC Electronics Inc. Description The V53 is a high-speed, high-integration 16-bit CM O S m icroprocessor with a CPU that is object and source code com patible with the V20 /V30®. Integrated on the same die is a 4-channel D M A controller, a DART, three


    OCR Scan     		PDF UPD70236 16-Bit V53TM mPD71087/8237 /iPD71071. fiPD71051 jjPD70236 XC-01 D70236 smd 3F9 uPD72291 JUPD70236 interfacing of 8251 devices with 8085 high level language programming of 8085 microprocessor 8085 mnemonic opcode ls-112 TFK U 111 B