LTSK
Abstract: ltc3 600mA, 1.4MHz SANYO POSCAP LTC3402EMS
Text: LTC3402 2A, 3MHz Micropower Synchronous Boost Converter U FEATURES DESCRIPTIO • The LTC 3402 is a high efficiency, fixed frequency, stepup DC/DC converter that operates from an input voltage below 1V. The device includes a 0.16Ω N-channel MOSFET switch and a 0.18Ω P-channel synchronous rectifier.
|
Original
|
PDF
|
LTC3402
10-Pin
100kHz
10-Lead
500mA
470pF
LTSK
ltc3
600mA, 1.4MHz
SANYO POSCAP
LTC3402EMS
|
Untitled
Abstract: No abstract text available
Text: LTC3401 1A, 3MHz Micropower Synchronous Boost Converter DESCRIPTIO FEATURES • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ U ■ The LTC 3401 is a high efficiency, fixed frequency, stepup DC/DC converter that operates from an input voltage below 1V. The device includes a 0.16Ω N-channel MOSFET
|
Original
|
PDF
|
LTC3401
100kHz
LTC3402
10-Lead
LTC3423
3401fb
|
MOTOROLA 1496
Abstract: transistor equivalent 0107 NA transistor z 0607
Text: MOTOROLA SC XSTRS/R BbE F D b3b7ES4 a[m 2 74 4 Order this data sheet by MG100BZ50/D MOTOROLA SEM ICO N D U CTO R > TECHNICAL DATA Isolated G ate Bipolar Pow er Tran sistor M odule Energy M anagem ent Series These IG B T’s are designed for industrial service under practical operating environments
|
OCR Scan
|
PDF
|
MG100BZ50/D
MG25BZ50
MOTOROLA 1496
transistor equivalent 0107 NA
transistor z 0607
|
MOTOROLA 1496
Abstract: No abstract text available
Text: M O T O R O L A SC XSTRS/R F 2bE D • b3b7S54 QmiHTfl 1 Order this data sheet by MG25BZ50/D MOTOROLA SEM ICO N D U CTO R TECHNICAL DATA Isolated G ate Bipolar Pow er T ran sistor M odule Energy M anagem ent Series These IGBT's are designed for industrial service under practical operating environments
|
OCR Scan
|
PDF
|
b3b7S54
MG25BZ50/D
MG25BZ50
MOTOROLA 1496
|
Untitled
Abstract: No abstract text available
Text: » S S QUAD 2-INPUT MULTIPLEXER DESCRIPTION The TTL/MSI T54LS158/T74LS158 is a high speed Quad 2-Input Multiplexer. It selects four bits of da ta from two sources using common Select and Ena ble inputs. The four buffered outputs present the selected data in the true inverted from. The LS158
|
OCR Scan
|
PDF
|
T54LS158/T74LS158
LS158
T54LS158
T74LS158
|
st 2904
Abstract: No abstract text available
Text: s G S-THOMSON 07É D I TTSTSH? QDlSTbô '! | T54LS54 LOW POWER SCHOTTKY ra iw i INTEGR ATED CIRCUITS T74LS54 6TC 16093 T -V 3 ~ /5 r 3-2-2-3-JNPUT A ND -OR-INVERT GATE DESCRIPTION T h e T 5 4 L S 5 4 /T 7 4 L S 5 4 is a high speed 3-2-2-3-INPUT AND-O R-INVERT GATE fabricated
|
OCR Scan
|
PDF
|
T54LS54
T54LS54
T74LS54
st 2904
|
T74LS151B1
Abstract: m 74 hc 08 b1 sgs thomson T74LS15B1 165-V4
Text: S G S-THOilSON D7E D J| 7 T E T 2 3 ? o il D Q ISTIH u iö u ^ ö b I 7 “ 73-T5T ?3-v: LOW POWER SCHOTTKY INTEGRATED CIRCUITS T54LS15 T74LS15 T R IP L E 3-INPUT AND GATE DESCRIPTION The T54LS15/T74LS15 is a high speed TRIPLE 3-INPUT AND GATE WITH OPEN COLLECTOR
|
OCR Scan
|
PDF
|
73-T5T
T54LS15/T74LS15
T54LS15
T74LS15
T74LS15
T74LS151B1
m 74 hc 08 b1 sgs thomson
T74LS15B1
165-V4
|
165-V4
Abstract: 185ra
Text: S G S-THOHSON D7E D I 7 ^ 2 3 7 0Qlt,020 S C 16148 D r-4&~ J 7-¿>7 LOW POWER SGHOTTKY T54LS107A T74LS107A INTEGRATED • CIRCUITS PRELIMINARY DATA DUAL JK FLIP-FLOP DESCRIPTION The T54LS107A/T74LS107A is a Dual JK flip-flop with individual J, K, clock pulse and direct Reset
|
OCR Scan
|
PDF
|
T54LS107A
T74LS107A
T54LS107A/T74LS107A
T54LSfT74LS107A
T54LS/T54LS73A
T74LS107A
165-V4
185ra
|
Untitled
Abstract: No abstract text available
Text: S G S-THOnSON D7E » I 7121237 0011,212 s I Î5 p ! ; f * r LOW POWER SCHOTTKY INTEGRATED CIRCUITS > v 1 67C 16421 t -6 6 -2 1 -5 1 D - QUAD 2-PORT REGISTER QUAD 2-INPUT M ULTIPLEXER W ITH STORAGE DESCRIPTIO N The T54LS298/T74LS298 is a Quad 2-Port Register.
|
OCR Scan
|
PDF
|
T54LS298/T74LS298
LS298
|
c 3209
Abstract: No abstract text available
Text: S G S-TH0I1S0N D7E D I 7^537 LOW POWER SCH O TlR Y INTEGRATED CIRCUITS T54LS279 =] < 67C ODlbSb'l 0 1 i-n t74L*5?7q ^ •l^-V. mLhm i 16398 D T - 44-¿> 7 - / 5 - QUAD SET-RESET LATCH DESCRIPTION The T54LS279/T74LS279 is a high speed QUAD SET-RESET LACTH fabricated in LOW POWER
|
OCR Scan
|
PDF
|
T54LS279
T54LS279/T74LS279
T74LS279
T54LS279
c 3209
|
T74LS112AB1
Abstract: 74LS112 dual jk flipflop diode l 0607
Text: S G S-THOMSON. 07E D | 7 ^ 2 3 7 • T54LS112A. T74LS112A ODltDEI. 1 | LOW POWER SCHOTTKY INTEGRATED CIRCUITS 15157 D — DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION The T54LS/T74LS112A is a dual JK flip-flop fea turing individual J, K, clock, and asynchronous set
|
OCR Scan
|
PDF
|
T54LS112A.
T74LS112A
T54LS/T74LS112A
T74LS112AB1
74LS112
dual jk flipflop
diode l 0607
|
Untitled
Abstract: No abstract text available
Text: S G S- T H 0 M S 0 N O 7 E D | 7 ^ 2 3 7 0Plb31t M | LOW POWER SCHOTTKY INTEGRATED CIRCUITS 67C 1 6 445 D T-66-21-51 DUAL 4-INPUT MULTIPLEXER DESCRIPTION The T54LS352/T74LS352 is a very high speed Dual 4-Input Multiplexer with Common Select inputs and individual Enable inputs for each section. It can se
|
OCR Scan
|
PDF
|
0Plb31t
T54LS352/T74LS352
T54LS153rT74LS153
T-66-21-51
T54LS352
T74LS352
|
C17K
Abstract: T74LS175B1 ic17k T74LSI
Text: G S S-THOMSON 07E D I 7 ^ 2 3 7 67C T54LS175 ' T74LS175 ìn « # Q 0 lb lS 2 16 2 31 I LOW POWER SCHOTTKY INTEGRATED CIRCUITS DESCRIPTION The LSTTL/M SI T54LS175/T74LS175 is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock anc clear
|
OCR Scan
|
PDF
|
T54LS175/T74LS175
LS175
C17K
T74LS175B1
ic17k
T74LSI
|
Untitled
Abstract: No abstract text available
Text: a s QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS DESCRIPTION The LSTTL/MSI T54LS258/258A, T74LS258/258A s a Quad 2-Input Multiplexer with 3-state outputs. Four bits of data from two sources can be selec ted using a Common Data Select input. The four outputs present the selected data in the comple
|
OCR Scan
|
PDF
|
T54LS258/258A,
T74LS258/258A
|
|
|
T74LS83AB1
Abstract: No abstract text available
Text: S G S-THOMson D7E D | 7 ^ 5 3 ? GOlS'HS b | T54LS83A LOW POWER SCHOTTKY T74LS83A INTEGRATED CIRCUITS 6 7C 1 o 1 17 D 4-B IT BINARY FULL ADDER W ITH FAST CARRY D ESC RIPTIO N The T54LS83A/T74LS83A is a high-speed 4-Bit Bi nary Full Adder with internal carry lookahead.
|
OCR Scan
|
PDF
|
T54LS83A
T74LS83A
T54LS83A/T74LS83A
LS83A
T74LS83AB1
|
Untitled
Abstract: No abstract text available
Text: s G S-TH O M SO N D7E D | 7 ^ 5 3 ? LOW POWER SCHOTTKY 001b 3G 7 3 | f8A f f , “ -TMLS323' RI INTEGRATED CIRCUITS T74LS323 67C t T -4 6 -0 7 -1 1 D 1Ò436 PRELIMINARY DATA 8-B IT SHIFT/STO RA G E REGISTER W ITH 3-S TA TE OUTPUTS D ESCR IPTIO N T he T54LS323/T74LS323 is a 8 -Bit Shift/Storage
|
OCR Scan
|
PDF
|
-TMLS323'
T74LS323
T54LS323/T74LS323
LS299
|
Untitled
Abstract: No abstract text available
Text: s G S-THONSON 07E D | 7 ^ 2 3 7 D01b24S LOW POWER SCHOTTKY INTEGRATED CIRCUITS - 67 C 16374 D T-66-21-51 QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS DESCRIPTION ; The LSTTL/M SIT54LS258/258A , T74LS258/258A Is a Quad 2-Input Multiplexer with 3-state outputs.
|
OCR Scan
|
PDF
|
D01b24S
T-66-21-51
SIT54LS258/258A
T74LS258/258A
|
L5357
Abstract: No abstract text available
Text: S G S-THOMSON 07E D I 7 ^ 2 3 7 T54LS257/257A 1 T74LS257/257A OOlbEBö □ I LOW POWER SCHOTTKY 67C L5357 INTEGRATED CIRCUITS T-66-21-51 QUAD 2-IN P U T MULTIPLEXER W ITH 3-STA TE OUTPUTS DESCRIPTIO N The LSTTL/MSI T54LS257/257A, T74LS257/257A is a Quad 2-Input Multiplexer with 3-state outputs.
|
OCR Scan
|
PDF
|
T54LS257/257A
T74LS257/257A
L5357
T-66-21-51
T54LS257/257A,
T74LS257/257A
L5357
|
LS147
Abstract: El 3021
Text: s G S-THOMSON 07E D | 7e]a 1-237 DDlbD?^ S | LOW POWER SCHOTTKY INTEGRATED CIRCUITS i^ l4 L S 1 4 7 /t4 8 T74LS147/148 T-66-21-57 67C 16 208 PRELIMINARY DATA 10-LINË-TO-4-L1NE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS DESCRIPTIO N These priority Encoders decode the inputs to en
|
OCR Scan
|
PDF
|
T74LS147/148
T-66-21-57
10-LIN
LS147
LS148
El 3021
|
2952a
Abstract: No abstract text available
Text: S G S-THOHSON 0 7 E D | pa H 7C]5 ‘:]S37 D Q l t Q l l 4 | LOW POWER SCHOTTKY m M T74LS95B INTEGRATED CIRCUITS 67C 1 6 1 3 9 D 4-BIT SHIFT REGISTER DESC RIPTIO N The T54LS95B/T74LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating mo
|
OCR Scan
|
PDF
|
T74LS95B
T54LS95B/T74LS95B
LS95B
2952a
|
Untitled
Abstract: No abstract text available
Text: s G 0 ?E S -T H O n S O N D | 7 ^ 5 ^ 3 7 D 01b 033 3 | LOW POWER SCHOTTKY i T54LSÌ13/113^ T74LS113/113A INTEGRATED CIRCUITS 67C 1 6 1 6 1 D T -*& -o 7 -o 7 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTIO N The T54LS/T74LS113 /1 13A offers individual J, K,
|
OCR Scan
|
PDF
|
T54LS
T74LS113/113A
T54LS/T74LS113
|
Untitled
Abstract: No abstract text available
Text: s G S-THOtlSON 07E □OlbHö? D | LOW POWER SCHOTTKY INTEGRATED CIRCUITS O I t 1 I 1 0 *1 1 0 $«0 ^ The T54LS295A /T74LS295A is a 4-Bit Shift Regi ster with serial and parallel synchronous operating modes, Independent 3-state output buffers. The Pa rallel Enable input PE controls the shift-right or
|
OCR Scan
|
PDF
|
T54LS295A
T74LS295A
/T74LS295A
LS295Ailicon
|
74 LS 193 n
Abstract: No abstract text available
Text: T54tSt&2/193 T74ütt92/193 LS192 - PRESETTABLE BCD/DECADE UP/DOWN COUNTER LS193 - PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER DESCRIPTION The T54LS192/T74LS192 is a UP/DOWN BCD De cade 8421 Counter and the T54LS193/T74LS193 is an UP/DOWN Modulo-16 Binary Counter. Sepa
|
OCR Scan
|
PDF
|
T54tSt
LS192
LS193
T54LS192/T74LS192
T54LS193/T74LS193
Modulo-16
74 LS 193 n
|
Untitled
Abstract: No abstract text available
Text: S G S-TH0f1S0N 07E D • 67C 7^237 ODlbBST □ 16488 IX IV : *>• •< T54LS390/393 T74LS3S0/393 A C C H A R A C T E R IS T IC S : TA = 2 5 °C , VCC = 5.0V L im its Param eter Sym b o l Min. Typ. Max. T e st C o n d itio n s U n its fMAX Maximum C lock Frequency
|
OCR Scan
|
PDF
|
LS393
LS390
LS390/393
T54LS390/393
T74LS3S0/393
|
