Untitled
Abstract: No abstract text available
Text: Freescale Semiconductor Product Preview Xtrinsic Battery Sensor The MM9Z1_638 is a fully integrated Battery monitoring device. The device supports precise current measurement via an external shunt resistor. It features four voltage measurement via an internal calibrated resistor divider or use of an external
|
Original
|
PDF
|
638D1
|
Untitled
Abstract: No abstract text available
Text: MC9S12ZVHY-Family Reference Manual HCS12 Microcontrollers MC9S12ZVHYRMV1 Rev. 1.00 09/2013 freescale.com To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information
|
Original
|
PDF
|
MC9S12ZVHY-Family
HCS12
MC9S12ZVHYRMV1
S12ZCPU
|
generator cr 665 bosch
Abstract: BOSCH 0 281 002 709 MC9S12ZVM
Text: MC9S12ZVM-Family Reference Manual HCS12 Microcontrollers Rev. 1.3 20 JAN 2014 MC9S12ZVMRMV1 freescale.com To provide the most up-to-date information, the document revision on the Internet is the most current. A printed copy may be an earlier revision. To verify you have the latest information available, refer to :
|
Original
|
PDF
|
MC9S12ZVM-Family
HCS12
MC9S12ZVMRMV1
S12ZCPU
generator cr 665 bosch
BOSCH 0 281 002 709
MC9S12ZVM
|
lfxp2-40e
Abstract: LVCMOS25 LD48 LFXP2-17E-5FTN256C HB1004 ispLEVER project Navigator route place LFXP2-5E-5QN IPUG35 LFXP2-8E
Text: LatticeXP2 Family Handbook HB1004 Version 02.9, May 2011 LatticeXP2 Family Handbook Table of Contents May 2011 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1004
TN1144
TN1220.
TN1143
lfxp2-40e
LVCMOS25
LD48
LFXP2-17E-5FTN256C
ispLEVER project Navigator route place
LFXP2-5E-5QN
IPUG35
LFXP2-8E
|
LCMXO2-1200HC-4TG100C
Abstract: LCMXO2-256HC-4TG100I LCMXO2-1200 tn1200 lcmxo2 LCMXO2-1200HC-4TG100 LCMXO2-2000 LCMXO2-7000 MachXO2-1200 LCMXO2-4000HC
Text: MachXO2 Family Handbook HB1010 Version 01.0, November 2010 MachXO2 Family Handbook Table of Contents November 2010 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1010
LCMXO2-1200HC-4TG100C
LCMXO2-256HC-4TG100I
LCMXO2-1200
tn1200
lcmxo2
LCMXO2-1200HC-4TG100
LCMXO2-2000
LCMXO2-7000
MachXO2-1200
LCMXO2-4000HC
|
M-LVDS
Abstract: CIP Error
Text: FPGA Physical Design Rule Check DRC Desk Reference Overview FPGA Physical Design Rule Check (DRC) Desk Reference Overview Physical Design Rule Check (DRC) consists of a series of tests used to discover physical errors and some logic errors in the design. Three modules
|
Original
|
PDF
|
|
XO2-7000
Abstract: XO2-1200 MACHXO2 Flash LINK JTAG driver XO2-640 XO2-2000 XO2-4000 XO2-256 Lattice XO2 ic ir 2112
Text: MachXO2ファミリ コンスーマ・アプリケーション用に最適化 不揮発性メモリを集積し何度でも再構成可能なPLD のMachXO2 ファミリは、スマートフォンやGPS、 そしてPDAなど低消費電力電力のコンスーマ・アプリ
|
Original
|
PDF
|
MachXO23
240KbitsysMEMTM
54Kbit56
20x20mm,
14x14mm,
17x17mm,
23x23mm,
I0210J
XO2-7000
XO2-1200
MACHXO2
Flash LINK JTAG driver
XO2-640
XO2-2000
XO2-4000
XO2-256
Lattice XO2
ic ir 2112
|
TN1178
Abstract: DDR3 DIMM footprint LVCMOS15 LVCMOS25 LVCMOS33 SSTL15D k2xsc
Text: LatticeECP3 High-Speed I/O Interface June 2010 Technical Note TN1180 Introduction LatticeECP3 devices support high-speed I/O interfaces, including Double Data Rate DDR and Single Data Rate (SDR) interfaces, using the logic built into the Programmable I/O (PIO). SDR applications capture data on one
|
Original
|
PDF
|
TN1180
TN1178
DDR3 DIMM footprint
LVCMOS15
LVCMOS25
LVCMOS33
SSTL15D
k2xsc
|
MachXO2-1200
Abstract: TN1203 TN1199 GDDR71 Lattice XO2 IDDRX71A ODDRX71A MACHXO2 1200 pinout file ddrx2
Text: Implementing High-Speed Interfaces with MachXO2 Devices November 2010 Advance Technical Note TN1203 Introduction In response to the increasing need for higher data bandwidth, the industry has migrated from the traditional Single Data Rate SDR to the Double Data Rate (DDR) architecture. SDR uses either the rising edge or the falling edge
|
Original
|
PDF
|
TN1203
1-800-LATTICE
MachXO2-1200
TN1203
TN1199
GDDR71
Lattice XO2
IDDRX71A
ODDRX71A
MACHXO2 1200 pinout file
ddrx2
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.1EA, February 2012 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
other3-17EA,
328-ball
LatticeECP3-17EA,
|
LCM-S02002DSR
Abstract: No abstract text available
Text: LatticeECP3 Video Protocol Board – Revision C User’s Guide October 2012 Revision: EB52_01.3 LatticeECP3 Video Protocol Board – Revision C User’s Guide Introduction The LatticeECP3™ FPGA family includes many features for video applications. For example, DisplayPort, SMPTE
|
Original
|
PDF
|
BLM21AG601SN1D
LCM-S02002DSR
|
LFE3-17EA
Abstract: LFE3-35EA-6FN484C DS1021 ECP3-35 ECP3-95 16x4-Bit convolution encoders LFE335EA6FN484C LFE3-35EA-8FN484C LFE3-95EA-6FN484C
Text: LatticeECP3 Family Data Sheet DS1021 Version 01.9EA, July 2011 LatticeECP3 Family Data Sheet Introduction December 2010 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
LatticeECP3-17EA
256-ball
LatticeECP-35EA
256ball
LFE3-17EA
LFE3-35EA-6FN484C
ECP3-35
ECP3-95
16x4-Bit
convolution encoders
LFE335EA6FN484C
LFE3-35EA-8FN484C
LFE3-95EA-6FN484C
|
Untitled
Abstract: No abstract text available
Text: MachXO2 Family Data Sheet DS1035 Version 2.6, July 2014 MachXO2 Family Data Sheet Introduction February 2014 Features Data Sheet DS1035 Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks for high-speed I/O interfaces top and bottom sides only
|
Original
|
PDF
|
DS1035
DS1035
LCMXO2-2000ZE-1UWG49ITR
UWG49
LCMXO2-2000ZE-1UWG49CTR
|
DS1047
Abstract: No abstract text available
Text: MachXO3L Family Data Sheet Advance DS1047 Version 00.2, February 2014 MachXO3L Family Data Sheet Introduction February 2014 Advance Data Sheet DS1047 Features Solutions • • • • • • • • • • Smallest footprint, lowest power, high data
|
Original
|
PDF
|
DS1047
DS1047
|
|
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.5EA, February 2014 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
|
Untitled
Abstract: No abstract text available
Text: MC9S12ZVH-Family Reference Manual HCS12 Microcontrollers MC9S12ZVHRMV1 Rev. 1.02 03/2014 freescale.com To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information
|
Original
|
PDF
|
MC9S12ZVH-Family
HCS12
MC9S12ZVHRMV1
S12ZCPU
2013ry
|
ISA CODE VHDL
Abstract: 16x4 ram VERILOG IPUG35
Text: LatticeXP2 Family Handbook HB1004 Version 02.3, January 2009 LatticeXP2 Family Handbook Table of Contents January 2009 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1004
TN1130
TN1141
TN1143,
ISA CODE VHDL
16x4 ram VERILOG
IPUG35
|
prbs pattern generator using vhdl
Abstract: BUT16
Text: LatticeECP2/M Family Handbook HB1003 Version 04.9, April 2011 LatticeECP2/M Family Handbook Table of Contents April 2011 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1003
TN1113
TN1149
TN1102
TN1103
TN1105
TN1107
TN1108
TN1109
TN1124
prbs pattern generator using vhdl
BUT16
|
8 bit alu in vhdl mini project report
Abstract: DDR3 layout guidelines lfe3-17ea-6fn484c lfe3-35 LFE3-17EA-7FTN256C LFE3-17EA-6FTN256C HB1009 LFE3-70EA-6FN672C DDR3 layout LFE395
Text: LatticeECP3 Family Handbook HB1009 Version 04.1, January 2012 LatticeECP3 Family Handbook Table of Contents January 2012 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1009
TN1176
TN1179
TN1189
TN1180
TN1178
8 bit alu in vhdl mini project report
DDR3 layout guidelines
lfe3-17ea-6fn484c
lfe3-35
LFE3-17EA-7FTN256C
LFE3-17EA-6FTN256C
LFE3-70EA-6FN672C
DDR3 layout
LFE395
|
Untitled
Abstract: No abstract text available
Text: LatticeECP2/M Family Handbook HB1003 Version 02.2, February 2007 LatticeECP2/M Family Handbook Table of Contents February 2007 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1003
TN1106
TN1103
TN1149.
|
BQ22
Abstract: IC201-1004-008 IC51-1004-809 MMC2107 PSH5 rca ip28 570 memory alone mq212 WS10 ws14 mark
Text: •CORE M• ORE M•CO E M•CORE MMC2107/D REV 2 MMC2107 Technical Data HCMOS Microcontroller Unit blank MMC2107 Technical Data Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the
|
Original
|
PDF
|
MMC2107/D
MMC2107
MMC2107
Q4/00
BQ22
IC201-1004-008
IC51-1004-809
PSH5
rca ip28
570 memory
alone mq212
WS10
ws14 mark
|
ECP3EA
Abstract: LFE3-95EA-6FN484C Socket 1156 VID pinout DDR3 timing lfe3-17ea-6fn484c lfe3 LFE3-17EA6FN484C
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.2EA, April 2012 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
LatticeECP3-17EA,
328-ball
ECP3EA
LFE3-95EA-6FN484C
Socket 1156 VID pinout
DDR3 timing
lfe3-17ea-6fn484c
lfe3
LFE3-17EA6FN484C
|
bosch map sensor 0 261 230 013
Abstract: ISO106 BOSCH 0 261 230 031
Text: Freescale Semiconductor Product Preview Intelligent Battery Sensor with CAN and LIN The MM9Z1_638 is a fully integrated intelligent battery monitoring system. The device supports precise current measurement via an external shunt resistor. It features four voltage measurements via internal
|
Original
|
PDF
|
638D1
98ASA00343D
48-PIN
bosch map sensor 0 261 230 013
ISO106
BOSCH 0 261 230 031
|
vhdl code for loop filter of digital PLL
Abstract: vhdl code for frequency divider
Text: LatticeECP2/M sysCLOCK PLL/DLL Design and Usage Guide October 2009 Technical Note TN1103 Introduction This user’s guide describes the clock resources available in the LatticeECP2 and LatticeECP2M™ device architectures. Details are provided for primary clocks, secondary clocks and edge clocks, as well as clock elements
|
Original
|
PDF
|
TN1103
ECP2-12
ECP2-20
ECP2-35
ECP2-50
ECP2-70
vhdl code for loop filter of digital PLL
vhdl code for frequency divider
|