Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CY7C1333 Search Results

    SF Impression Pixel

    CY7C1333 Price and Stock

    Rochester Electronics LLC CY7C1333-50AC

    IC SRAM 2MBIT PAR 100TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY7C1333-50AC Bulk 47
    • 1 -
    • 10 -
    • 100 $6.5
    • 1000 $6.5
    • 10000 $6.5
    Buy Now

    Cypress Semiconductor CY7C1333F-100AC

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics CY7C1333F-100AC 740
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    Cypress Semiconductor CY7C1333-50AC

    ZBT SRAM, 64KX32, 14ns PQFP100 '
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics CY7C1333-50AC 2,689 1
    • 1 $6.25
    • 10 $6.25
    • 100 $5.88
    • 1000 $5.31
    • 10000 $5.31
    Buy Now

    Cypress Semiconductor CY7C1333-66AC

    ZBT SRAM, 64KX32, 12ns PQFP100 '
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics CY7C1333-66AC 39 1
    • 1 $6.6
    • 10 $6.6
    • 100 $6.2
    • 1000 $5.61
    • 10000 $5.61
    Buy Now

    Cypress Semiconductor CY7C13335JC

    2K X 16 DUAL-PORT STATIC RAM Multi-Port SRAM, 2KX16, 35ns, CMOS, PQCC68
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    ComSIT USA CY7C13335JC 16
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    CY7C1333 Datasheets (14)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    CY7C1333 Cypress Semiconductor 64Kx32 Flow-Through SRAM with NoBL Architecture Original PDF
    CY7C1333-50AC Cypress Semiconductor 64Kx32 Flow-Through SRAM with NoBL Architecture Original PDF
    CY7C1333-50AC Cypress Semiconductor 64K x 32 Flow-Through SRAM with NoBL Architecture Original PDF
    CY7C133-35JC Cypress Semiconductor 2K x 16 Dual-Port Static RAM Original PDF
    CY7C133-35JC Cypress Semiconductor 2K x 16 Dual-Port Static RAM Original PDF
    CY7C133-35JC Cypress Semiconductor 2K x 16 Dual-Port Static RAM Original PDF
    CY7C133-35JC Cypress Semiconductor 2K x 16 Dual-Port Static RAM Scan PDF
    CY7C133-35JI Cypress Semiconductor 2K x 16 Dual-Port Static RAM Original PDF
    CY7C133-35JI Cypress Semiconductor 2K x 16 DUAL-PORT STATIC RAM Original PDF
    CY7C133-35JI Cypress Semiconductor 2K x 16 Dual-Port Static RAM Scan PDF
    CY7C1333-66AC Cypress Semiconductor 64K x 32 Flow-Through SRAM with NoBL Architecture Original PDF
    CY7C1333-66AC Cypress Semiconductor 64Kx32 Flow-Through SRAM with NoBL Architecture Original PDF
    CY7C1333F Cypress Semiconductor 2-Mbit (64K x 32) Flow-through SRAM with NoBL Architecture Original PDF
    CY7C1333F-100AC Cypress Semiconductor 2-Mbit (64K x 32) Flow-through SRAM with NoBL Architecture Original PDF

    CY7C1333 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    20306

    Abstract: No abstract text available
    Text: CY7C1333F 2-Mbit 64K x 32 Flow-through SRAM with NoBL Architecture Functional Description[1] Features • Can support up to 117-MHz bus operations with zero wait states. Data is transferred on every clock. The CY7C1333F is a 3.3V, 64K x 32 Synchronous


    Original
    CY7C1333F 117-MHz 100-MHz CY7C1333F 20306 PDF

    Untitled

    Abstract: No abstract text available
    Text: CY7C1333H PRELIMINARY 2-Mbit 64K x 32 Flow-Through SRAM with NoBL Architecture Features • Low standby power Functional Description[1] • Can support up to 133-MHz bus operations with zero wait states. The CY7C1333H is a 3.3V, 64K x 32 Synchronous Flow-through Burst SRAM designed specifically to support


    Original
    CY7C1333H 133-MHz CY7C1333H PDF

    tas 5352

    Abstract: 64KX32 CY7C1333
    Text: CY7C1333 64Kx32 Flow-Thru SRAM with NoBL Architecture Features Functional Description • Pin compatible and functionally equivalent to ZBT™ device MT55L64L32F • Supports 66-MHz bus operations with zero wait states — Data is transferred on every clock


    Original
    CY7C1333 64Kx32 MT55L64L32F 66-MHz 50-MHz 100-pin tas 5352 CY7C1333 PDF

    64KX32

    Abstract: CY7C1333
    Text: fax id: 1088 PRELIMINARY CY7C1333 64Kx32 Flow-Through SRAM with NoBL Architecture Features Functional Description • Pin compatible and functionally equivalent to ZBT™ device MT55L64L32F • Supports 66-MHz bus operations with zero wait states — Data is transferred on every clock


    Original
    CY7C1333 64Kx32 MT55L64L32F 66-MHz 50-MHz CY7C1333 PDF

    20306

    Abstract: No abstract text available
    Text: CY7C1333F 2-Mb 64K x 32 Flow-through SRAM with NoBL Architecture Functional Description[1] Features • Can support up to 117-MHz bus operations with zero wait states.Data is transferred on every clock. The CY7C1333F is a 3.3V, 64K x 32 Synchronous Flow-through Burst SRAM designed specifically to support


    Original
    CY7C1333F 117-MHz 100-MHz CY7C1333F 20306 PDF

    A101

    Abstract: CY7C1333F CY7C1333F-100AC
    Text: CY7C1333F 2-Mbit 64K x 32 Flow-through SRAM with NoBL Architecture Functional Description[1] Features • Can support up to 117-MHz bus operations with zero wait states. Data is transferred on every clock. The CY7C1333F is a 3.3V, 64K x 32 Synchronous


    Original
    CY7C1333F 117-MHz CY7C1333F A101 CY7C1333F-100AC PDF

    A101

    Abstract: CY7C1333F CY7C1333F-100AC 20306
    Text: CY7C1333F 2-Mbit 64K x 32 Flow-through SRAM with NoBL Architecture Functional Description[1] Features • Can support up to 117-MHz bus operations with zero wait states. Data is transferred on every clock. The CY7C1333F is a 3.3V, 64K x 32 Synchronous


    Original
    CY7C1333F 117-MHz CY7C1333F A101 CY7C1333F-100AC 20306 PDF

    64KX32

    Abstract: CY7C1333
    Text: 333 CY7C1333 64Kx32 Flow-Thru SRAM with NoBL Architecture Features Functional Description • Pin compatible and functionally equivalent to ZBT™ device MT55L64L32F • Supports 66-MHz bus operations with zero wait states — Data is transferred on every clock


    Original
    CY7C1333 64Kx32 MT55L64L32F 66-MHz 50-MHz 100-pin CY7C1333 PDF

    Untitled

    Abstract: No abstract text available
    Text: CY7C1333F 2-Mbit 64K x 32 Flow-through SRAM with NoBL Architecture Functional Description[1] Features • Can support up to 117-MHz bus operations with zero wait states. Data is transferred on every clock. The CY7C1333F is a 3.3V, 64K x 32 Synchronous


    Original
    CY7C1333F 117-MHz 100-MHz CY7C1333F PDF

    nobl sram

    Abstract: 8361H CEL9200 CY7C1333 CY7C1334 JESD22
    Text: Cypress Semiconductor Qualification Report QTP# 97328 VERSION 1.2 November, 1999 64K x 32 SRAM with NoBL Architecture R42D Technology, Fab 4 CY7C1333 64K x 32 Flow-Through SRAM with NoBl Architecture CY7C1334 64K x 32 Pipelined SRAM with NoBl Architecture


    Original
    CY7C1333 CY7C1334 CY7C1334/1333 CY7C1334-AC 30C/60 nobl sram 8361H CEL9200 CY7C1333 CY7C1334 JESD22 PDF

    Switching regulator, Pin 5, Clock

    Abstract: No abstract text available
    Text: CY7C1333H PRELIMINARY 2-Mbit 64K x 32 Flow-Through SRAM with NoBL Architecture Features • Low standby power Functional Description[1] • Can support up to 133-MHz bus operations with zero wait states. The CY7C1333H is a 3.3V, 64K x 32 Synchronous Flow-through Burst SRAM designed specifically to support


    Original
    CY7C1333H 133-MHz CY7C1333H Switching regulator, Pin 5, Clock PDF

    64KX32

    Abstract: CY7C1333
    Text: fax id: 1088 CY7C1333 ADVANCED INFORMATION 64Kx32 Flow-Through SRAM with NoBL Architecture Features Functional Description • Supports 66-MHz bus operations with zero wait states—Data is transferred on every clock • Internally self-timed output buffer control to eliminate


    Original
    CY7C1333 64Kx32 66-MHz CY7C1333 PDF

    64K X 4 CACHE SRAM

    Abstract: SRAM read/write circuit 64KX32 CY7C1333 CY7C1334 CY7C1350 CY7C1351 CY7C1352 CY7C1353 nobl sram
    Text: fax id: 1503 NoBL: The Fast SRAM Architecture Introduction What is a NoBL? Processors in high performance PCs, workstations, communication equipment, and network applications demand high speed memories. The type of memory required is determined by the system architecture, the application and the processor


    Original
    PDF

    CY7C1333

    Abstract: CY7C1334 CY7C1350 CY7C1351 CY7C1352 CY7C1353 nobl sram memory bandwidth nobl
    Text: NoBL SRAM Fact Sheet Product Overview Cypress’s family of No Bus Latency NoBL™ Synchronous SRAMs offers the memory bandwidth required for high-performance networking applications. Unlike standard synchronous SRAMs, the NoBL family is designed specifically to satisfy


    Original
    PDF

    64KX32

    Abstract: CY7C1333 CY7C1334 CY7C1350 CY7C1351 CY7C1352 CY7C1353
    Text: fax id: 1503 Back NoBL: The Fast SRAM Architecture Introduction What is a NoBL? Processors in high performance PCs, workstations, communication equipment, and network applications demand high speed memories. The type of memory required is determined by the system architecture, the application and the processor


    Original
    PDF

    ATPA

    Abstract: 7130SA100P 24l01 7C263/4-35C 7164S15Y cy9122-25 7133SA35J 7142sa55 7130sa55p cy2149-45c
    Text: Product Line Cross Reference CYPRESS CYPRESS CYPRESS CYPRESS CYPRESS CY2147-35C CY7C147-35C CY7C147-45C CY7C147-35C CY91L22-35C CY7C122-35C CY2147-45C CY2147-35C CY7C148-35C CY7C148-25C+ CY91L22-45C CY93L422AC CY2147-45C CY7C147-45C CY7C148-45C CY7C148-35C


    Original
    CY2147-35C CY7C147-35C CY7C147-45C CY91L22-35C CY7C122-35C CY2147-45C CY7C148-35C CY7C148-25C+ ATPA 7130SA100P 24l01 7C263/4-35C 7164S15Y cy9122-25 7133SA35J 7142sa55 7130sa55p cy2149-45c PDF

    CY7C1350

    Abstract: IDT71V546
    Text: NoBL , The ZBT™-Compatible Family! Packaging is a key place to begin the comparison analysis. All NoBL devices are offered in a 100-pin TQFP package. This is an industry JEDEC standard package used for most synchronous SRAMs. The ZBT family is also being offered in


    Original
    100-pin 128Kx36 IDT71V546) CY7C1350, 128Kx36 CY7C1350 IDT71V546 PDF

    CY7C133

    Abstract: CY7C143 IDT7133 IDT7143
    Text: CY7C133 CY7C143 2K x 16 Dual-Port Static RAM Features Functional Description • True dual-ported memory cells which allow simultaneous reads of the same memory location • 2K x 16 organization • 0.65-micron CMOS for optimum speed/power • High-speed access: 25/35/55 ns


    Original
    CY7C133 CY7C143 65-micron CY7C133 CY7C133; 68-pin IDT7133 IDT7143 CY7C143 IDT7133 IDT7143 PDF

    7C13

    Abstract: CY7C133 CY7C143 IDT7133 IDT7143 bit-slice C1335
    Text: fax id: 5202 1CY 7C13 3 CY7C133 CY7C143 2K x 16 Dual-Port Static RAM Features Functional Description • True Dual-Ported memory cells which allow simultaneous reads of the same memory location • 2K x 16 organization • 0.65-micron CMOS for optimum speed/power


    Original
    CY7C133 CY7C143 65-micron CY7C133 CY7C133; 68-pin IDT7133 IDT7143 7C13 CY7C143 IDT7133 IDT7143 bit-slice C1335 PDF

    CY7C133

    Abstract: CY7C143
    Text: CY7C133 CY7C143 2K x 16 Dual-Port Static RAM Features Functional Description • True dual-ported memory cells which allow simultaneous reads of the same memory location • 2K x 16 organization • 0.65-micron CMOS for optimum speed/power • High-speed access: 25/35/55 ns


    Original
    CY7C133 CY7C143 65-micron CY7C133 CY7C133; 68-pin CY7C143 PDF

    CY7C1333

    Abstract: No abstract text available
    Text: CYPRESS _ CY7C1333 6~Kx3? Flow-Thru SRAM with NoBL Architecture Features Functional Description • Pin c o m p a tib le and fu n c tio n a lly eq u iv alen t to ZB T™ d evic e M T 55L 64 L 32F • S u p p o rts 6 6 -M H z bus o p e ra tio n s w ith zero w a it sta tes


    OCR Scan
    MT55L64L32F 66-MHz 50-MHz 100-pin CY7C1333 PDF

    Untitled

    Abstract: No abstract text available
    Text: fax id: 1088 CY7C1333 ADVANCED INFORMATION 64Kx32 Flow-Through SRAM with NoBL Architecture Features Functional Description • S u p p o rts 6 6 -M H z bus o p e ra tio n s w ith zero w ait sta tes— D ata is tra n s ferred on ev e ry clock • In te rn ally se lf-tim e d o u tp u t b u ffe r co n tro l to elim in a te


    OCR Scan
    CY7C1333 64Kx32 PDF

    Untitled

    Abstract: No abstract text available
    Text: fax id: 1088 " C YPR BSS PRELIMINARY CY7C1333 64Kx32 Flow-Through SRAM with NoBL Architecture Features Functional Description • Pin c o m p a tib le and fu n c tio n a lly eq u iv alen t to ZB T™ d evice M T 55L 64 L 32F • S u p p o rts 6 6 -M H z bus o p e ra tio n s w ith zero w a it sta tes


    OCR Scan
    CY7C1333 64Kx32 PDF

    Untitled

    Abstract: No abstract text available
    Text: fax id: 1088 ^ T C Y P P g g « f PBEUMmmY CY7C1333 64Kx32 Flow-Through SRAM with NoBL Architecture Features Functional Description • Pin c o m p a tib le and fu n c tio n a lly eq u iv alen t to ZB T™ d evic e M T 55L 64 L 32F • S u p p o rts 6 6 -M H z bus o p e ra tio n s w ith zero w a it sta tes


    OCR Scan
    CY7C1333 64Kx32 PDF