Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    64KX32 Search Results

    64KX32 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    64KX32

    Abstract: 7C1334-100 7C1334-133 7C1334-50 7C1334-80 CY7C1334
    Text: fax id: 1084 CY7C1334 PRELIMINARY 64Kx32 Pipelined SRAM with NoBL Architecture Features • Low 16.5 mW standby power Functional Description • Pin compatible and functionally equivalent to ZBT™ device MT55L64L32P • Supports 133-MHz bus operations with zero wait states


    Original     		PDF CY7C1334 64Kx32 MT55L64L32P 133-MHz CY7C1334 7C1334-100 7C1334-133 7C1334-50 7C1334-80

    Untitled

    Abstract: No abstract text available
    Text: K7A203600B K7A203200B K7A201800B Preliminary 64Kx36/x32 & 128Kx18 Synchronous SRAM Document Title 64Kx36 & 64Kx32 & 128Kx18-Bit Synchronous Pipelined Burst SRAM Revision History History Draft Date Remark 0.0 1. Initial draft Dec. 10. 2001 Preliminary 0.1 1. Add tCYC 250,225, 200MHz bin.


    Original     		PDF K7A203600B K7A203200B K7A201800B 64Kx36/x32 128Kx18 64Kx36 64Kx32 128Kx18-Bit 200MHz

    Untitled

    Abstract: No abstract text available
    Text: EDI8L3265C White Electronic Designs T NO 64Kx32 CMOS High Speed Static RAM DESCRIPTION FEATURES The EDI8L3265C is a high speed, high performance, four megabit density Static RAM organized as a 64Kx32 bit array.  64Kx32 bit CMOS Static  Random Access Memory Array


    Original     		PDF EDI8L3265C 64Kx32 EDI8L3265C

    MoSys 1T sram

    Abstract: 64Kx32 CL018G M1T2HT18FE32E C-l018 "1t-sram"
    Text: High Speed Flow-through 2-Mbit 64Kx32 Standard 1T-SRAM Embedded Memory Macro M1T2HT18FE32E • High Speed 1T-SRAM Standard Macro • 100 MHz operation • 1-Clock cycle time • Flow-through read access timing • Early write mode timing • 32-Bit wide data buses


    Original     		PDF 64Kx32) M1T2HT18FE32E 32-Bit CL018G M1T2HT18FE32E 3200um MoSys 1T sram 64Kx32 C-l018 "1t-sram"

    Untitled

    Abstract: No abstract text available
    Text: EDI8F3265C 64Kx32 SRAM Module 64Kx32 Static RAM CMOS, High Speed Module Features The EDI8F3265C is a high speed 2 megabit Static RAM module organized as 64Kx32. This module is constructed from eight 64Kx4 Static RAMs in SOJ packages on an epoxy laminate FR4 board.


    Original     		PDF EDI8F3265C 64Kx32 EDI8F3265C 64Kx32. 64Kx4 01581USA

    K7A203200B

    Abstract: K7A203600B
    Text: K7A203600B K7A203200B 64Kx36/x32 Synchronous SRAM Document Title 64Kx36 & 64Kx32-Bit Synchronous Pipelined Burst SRAM Revision History History Draft Date Remark 0.0 1. Initial draft Dec. 10. 2001 Preliminary 0.1 1. Add tCYC 250,225, 200MHz bin. Jan . 17. 2002


    Original     		PDF K7A203600B K7A203200B 64Kx36/x32 64Kx36 64Kx32-Bit 200MHz 225MHz( 250/200/167MHz( K7A203200B K7A203600B

    km 1667

    Abstract: KM732V696-13 KM732V696-15 KM732V6961
    Text: PRELIMINARY KM732V696/L 64Kx32 Synchronous SRAM Rev 0.0 ELECTRONICS 7*^4142 0G372b7 fllT This Material Copyrighted By Its Respective Manufacturer PRELIMINARY KM732V696/L 64Kx32 Synchronous SRAM 64K x 32 - Bit Synchronous Pipelined Burst SRAM FEA T U R ES G E N E R A L DESCRIPTIO N


    OCR Scan     		PDF KM732V696/L 64Kx32 0G372b7 0D372fl2 km 1667 KM732V696-13 KM732V696-15 KM732V6961

    Untitled

    Abstract: No abstract text available
    Text: fax id: 1084 W CYPRESS CY7C1334 PRELIMINARY 64Kx32 Pipelined SRAM with NoBL Architecture Features Functional Description • S u p p o rts 13 3 -M H z b u s o p e ratio n s w ith zero w ait sta tes— D ata is tra n s ferred on ev e ry clo ck T he C Y 7 C 1 334 is a 3.3V 64K by 32 syn ch ron ous-p ip eline d


    OCR Scan     		PDF CY7C1334 64Kx32

    MAV5

    Abstract: No abstract text available
    Text: fax id: 1084 ^ CY7C1334 PRELIMINARY 64Kx32 Pipelined SRAM with NoBL Architecture • Low 16.5 mW standby power Features • Pin compatible and functionally equivalent to ZBT™ device MT55L64L32P • Supports 133-MHz bus operations with zero wait states


    OCR Scan     		PDF CY7C1334 64Kx32 MT55L64L32P 133-MHz CY7C1334 MAV5

    Untitled

    Abstract: No abstract text available
    Text: fax id: 1088 CY7C1333 ADVANCED INFORMATION 64Kx32 Flow-Through SRAM with NoBL Architecture Features Functional Description • S u p p o rts 6 6 -M H z bus o p e ra tio n s w ith zero w ait sta tes— D ata is tra n s ferred on ev e ry clock • In te rn ally se lf-tim e d o u tp u t b u ffe r co n tro l to elim in a te


    OCR Scan     		PDF CY7C1333 64Kx32

    Untitled

    Abstract: No abstract text available
    Text: a WM YP64K32V-XTQX WHITE /MICROELECTRONICS 64Kx32 M o n o lith ic P ipelined Synchronous SRAM advanced * FEATURES • Fast Access Times of 8 and 10ns ■ Industrial and M ilitary Temperature Ranges ■ Fast OE Access Time of 7ns ■ W rite Pass-through Capability


    OCR Scan     		PDF YP64K32V-XTQX 64Kx32 30pFOutput 100-pin

    Untitled

    Abstract: No abstract text available
    Text: fax id : 1084 CY7C1334 64Kx32 Pipelined SRAM with NoBL Architecture Featu res Functional Description • Supports 133-MHz bus operations with zero wait states— Data is transferred on every clock • Internally self-timed output buffer control to eliminate


    OCR Scan     		PDF CY7C1334 64Kx32 133-MHz 100-MHz 80-MHz r50-M

    Untitled

    Abstract: No abstract text available
    Text: PRELIMINARY KM732V696/L 64Kx32 Synchronous SRAM SPECIFICATION REVISION HISTORY REV. NO. 0.0 SUMMARY DATE Initial Release 1997. 1. 29 • • • » • • • • • • • • Rev 0.0 ELECTRONICS • 7^4142 00372^7 AIT PRELIMINARY KM732V696/L 64Kx32 Synchronous SRAM


    OCR Scan     		PDF KM732V696/L 64Kx32 732V696/L 152-bit

    Untitled

    Abstract: No abstract text available
    Text: KM732V688/L_ 64Kx32 Synchronous SRAM Document Titie 64Kx32-Bit Synchronous Pipelined Burst SRAM, 3.3V Power Datasheets for 100QFP/TQFP Revision History Rev. No. History Draft Date Remark Rev. 0.0 Initial dra ft Jan. 19.1996 P relim inary


    OCR Scan     		PDF KM732V688/L_ 64Kx32 64Kx32-Bit 100QFP/TQFP KM732V688/L 100-TQFP-1420A 100-QFP-1420C

    TME 57

    Abstract: D02S D012 D031 EDI8M3264C
    Text: ELECTRONIC DESIGNS I NC S1E D 32301m ü0012Sfa S7b B E L D ^ED I EDI8M3264C Electronic Design» tnc.a High Speed Two Megabit SRAM Module 64Kx32 Static RAM CMOS, High Speed Module T -V i6 - 2 3 -JY Features The EDI8M3264Cis a high speed 2megabit State RAM 64Kx32 bit CMOS Static


    OCR Scan     		PDF 000125b EDI8M3264C 64Kx32 EDI8M3264C 64Kx4 oI8M3264C 3S30114 00012h0 EDI8U3264C TME 57 D02S D012 D031

    D028

    Abstract: simm-30 timing EDI8F3265C25MZI t1is 64KX32 D010 D021 I8F3265C25M jedec 64-pin simm
    Text: ELECTRONIC DESIGNS INC 51E 1 • 323D11M Ü001058 Sfl7 H E L D EDI8F3265C T -V i -23-/y ^ E D*slD I Bectrofìlc gra Inc." High Speed Two Megabit SRAM Module 64KX32 Static RAM CMOS, High Speed Module Features TheEDI8F3265Cisahighspeed2megabit Static RAM module organized as 64Kx32. This module is constructed


    OCR Scan     		PDF 3B3011W EDI8F3265C 64KX32 TheEDI8F3265Cisahighspeed2megabit 64Kx32. 64Kx4StaticRAMsinSOJ EDI8F3265C T-46-23-14 EDI8F3265C20MZC EDI8F3265C25MZC D028 simm-30 timing EDI8F3265C25MZI t1is D010 D021 I8F3265C25M jedec 64-pin simm

    Untitled

    Abstract: No abstract text available
    Text: EDI8L3265C ZE D Ì, S4Kx32 SRAM EtECWONC DOWNS NC. 64Kx32CMOSHigh Speed StaticRAM Features 64Kx32 bit CMOS Static The EDI8L3265C is a high speed, high performance, four megabit density Static RAM organized as a 64Kx32 bit array. Four Byte Selects, two Chip Enables, Write Control, and


    OCR Scan     		PDF EDI8L3265C S4Kx32 64Kx32 JEDEC-M0-47AE) 64Kx32CMOSHigh EDI8L3265C MA01581USA* E08L3265C

    DQ14

    Abstract: d022 dq24
    Text: x32 Pinout Map for 64 and 72 pin ZIP Package Configurations 512KX32 256Kx32 128Kx32 64Kx32 PD3 PD3 PD0 PD0 PD2 PD0 DQ0 DQ0 DQ0 000 DQ0 DQ0 DQ0 DQ1 DQ1 DQ1 DQ1 DQ1 DQ1 DQ2 DQ2 DQ1 DQ2 DQ2 DQ2 0Q2 VSS PD0 DQ3 DQ3 DQ3 DQ3 DQ3 DQ3 DQ3 VCC VCC VCC VCC VCC VCC VCC


    OCR Scan     		PDF 512KX32 256Kx32 128Kx32 64Kx32 1DQ18 DQ14 d022 dq24

    Untitled

    Abstract: No abstract text available
    Text: W D EDI8F3265C \ 64Kx32 SRAM Module ELECTRONIC DESIGNS, INC. 64Kx32 Static RAM CMOS, High Speed Module Features The EDI8F3265C is a high speed 2 megabit Static RAM 64Kx32 bit CMOS Static module organized as 64Kx32. This module is constructed Random Access Memory


    OCR Scan     		PDF EDI8F3265C 64Kx32 EDI8F3265C 64Kx32. 64Kx4

    WKX 54

    Abstract: WKX 62 WKX vll
    Text: KM732V688/L 64Kx32 Synchronous SRAM 64Kx32-Bit Synchronous Pipelined Burst SRAM FEATURES GENERAL DESCRIPTION • • • • • • • • • • • • • • The KM732V688/L is a 2,097,152 bit Synchronous Static Ran­ dom Access Memory designed for high performance second


    OCR Scan     		PDF KM732V688/L 64Kx32 KM732V688/L WKX 54 WKX 62 WKX vll

    Untitled

    Abstract: No abstract text available
    Text: ADVANCE 128Kx18>64Kx32/36 MICRON I Q w O T C D O i l | N D l r D I U 3.3V I/O, PI PELI NED, DCD S Y N C B U R S T SRAM MT58LC128K18C6, MT58LC64K32C6, MT58LC64K36C6 I D C T n O I A I UI n IV I 3.3V Supply, Pipelined, Burst Counter and Double-Cycle Deselect


    OCR Scan     		PDF MT58LC128K18C6, MT58LC64K32C6, MT58LC64K36C6 100-PIN

    64KX32

    Abstract: 7C1334-100 7C1334-133 7C1334-50 7C1334-80 CY7C1334
    Text: CY7C1334 V CYPRESS 64Kx32 Pipelined SRAM with NoBL Architecture Features • Lo w 16.5 mW s ta n d b y p o w e r • Pin c o m p a tib le and fu n c tio n a lly e q u iv a le n t to Z B T ™ d e vice MT55L64L32P • S u p p o rts 133-MHz bus o p e ra tio n s w ith zero w a it sta te s


    OCR Scan     		PDF CY7C1334 64Kx32 MT55L64L32P 133-MHz 100-MHz 80-MHz 50-MHz 7C1334-100 7C1334-133 7C1334-50 7C1334-80 CY7C1334

    Untitled

    Abstract: No abstract text available
    Text: PRELIMINARY KM732V688/L 64Kx32 Synchronous SRAM 64K x 32 - Bit Synchronous Pipelined Burst SRAM FEATURES GENERAL DESCRIPTION • • • • • • • • • • • The KM732V688/L is a 2,097,152-bit Synchronous Static Random Access Memory designed for high performance


    OCR Scan     		PDF KM732V688/L 64Kx32 KM732V688/L 152-bit D3hfi74

    Untitled

    Abstract: No abstract text available
    Text: é MC 8 0 3 6 4 K 3 2 , M C 8 0 3 1 2 8 K 3 2 64Kx32, 128Kx32 Pipeline B u r s t SRAM M o S ys Preliminary High perform ance, low pow er pipeline burst SRAM • Ultra low pow er fo r green PC and battery powered PC High perform ance • 83-133M Hz Speed grades


    OCR Scan     		PDF 83-133M 100-Pin