Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CY39030 Search Results

    SF Impression Pixel

    CY39030 Price and Stock

    Infineon Technologies AG CY39030V208-125NTXC

    IC CPLD 512MC 10NS 208QFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY39030V208-125NTXC Tray 48 1
    • 1 $62.88
    • 10 $62.88
    • 100 $62.88
    • 1000 $62.88
    • 10000 $62.88
    		Buy Now

    CY39030 Datasheets (42)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    CY39030V Cypress Semiconductor Development Software Original PDF
    CY39030V208-125NTC Cypress Semiconductor CPLD at FPGA Densities Original PDF
    CY39030V208-125NTC Cypress Semiconductor Delta39K ISR CPLD. Speed 125 MHz. Original PDF
    CY39030V208-125NTI Cypress Semiconductor CPLD at FPGA Densities Original PDF
    CY39030V208-125NTI Cypress Semiconductor Delta39K ISR CPLD. Speed 125 MHz. Original PDF
    CY39030V208-233NTC Cypress Semiconductor Delta39K ISR CPLD. Speed 233 MHz. Original PDF
    CY39030V208-233NTC Cypress Semiconductor CPLD at FPGA Densities Original PDF
    CY39030V208-83NTC Cypress Semiconductor CPLD at FPGA Densities Original PDF
    CY39030V208-83NTC Cypress Semiconductor Delta39K ISR CPLD. Speed 83 MHz. Original PDF
    CY39030V208-83NTI Cypress Semiconductor CPLD at FPGA Densities Original PDF
    CY39030V208-83NTI Cypress Semiconductor Delta39K ISR CPLD. Speed 83 MHz. Original PDF
    CY39030V256-125BBC Cypress Semiconductor CPLD at FPGA Densities Original PDF
    CY39030V256-125BBC Cypress Semiconductor Delta39K ISR CPLD. Speed 125 MHz. Original PDF
    CY39030V256-125BBI Cypress Semiconductor CPLD at FPGA Densities Original PDF
    CY39030V256-125BBI Cypress Semiconductor Delta39K ISR CPLD. Speed 125 MHz. Original PDF
    CY39030V256-125MBC Cypress Semiconductor CPLD at FPGA Densities Original PDF
    CY39030V256-125MBC Cypress Semiconductor Delta39K ISR CPLD. Speed 125 MHz. Original PDF
    CY39030V256-125MBI Cypress Semiconductor CPLD at FPGA Densities Original PDF
    CY39030V256-233BBC Cypress Semiconductor Delta39K ISR CPLD. Speed 233 MHz. Original PDF
    CY39030V256-233BBC Cypress Semiconductor CPLD at FPGA Densities Original PDF

    CY39030 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    schematic diagram atx Power supply 500w

    Abstract: pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS
    Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 Digital Signal Processors, iCoupler , iMEMS® and iSensor . . . . . 805, 2707, 2768-2769 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-568 RF Connectors . . . . . . . . . . . . . . . . . . . . . . Pages 454-455


    Original     		P462-ND P463-ND LNG295LFCP2U LNG395MFTP5U US2011) schematic diagram atx Power supply 500w pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS PDF

    Untitled

    Abstract: No abstract text available
    Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+


    Original     		Delta39Kâ 64-bit 39K200-208EQFP 39K165 39K200 -233MHz Delta39K165Z 144-FBGA PDF

    84 FBGA

    Abstract: 39K100 39K200 39K30 39K50 388-BGA
    Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs


    Original     		Delta39KTM 66-MHz 64-bit 39K165 208-EQFP, 484-FBGA, 388-BGA, 676-FBGA 84 FBGA 39K100 39K200 39K30 39K50 388-BGA PDF

    CY37512P208-100NXI

    Abstract: CY8C29XXX CY8C27xxx CY8C29X66 CY8C21x23 cy39030v208-125ntxc
    Text: Emulation Kits and Accessories Emulation Kit Function: Provides Connection Between ICE-Cube and Target Contents: 1 Flexcable, 1 Pod, 2 Pod Feet For Use With CY8C21x23 Digi-Key Part No. Price Each 428-1886-ND 198.99 CY8C21x23 QFN Package 428-1871-ND 198.99


    Original     		CY8C21x23 428-1886-ND 428-1871-ND 428-1887-ND CY8C21x34 428-1872-ND CY8C24x23A 428-1883-ND CY8C24x23A 428-1868-ND CY37512P208-100NXI CY8C29XXX CY8C27xxx CY8C29X66 CY8C21x23 cy39030v208-125ntxc PDF

    IBIS Models

    Abstract: ibis file 096pf
    Text: Using Delta39K and Quantum38K™ CPLD IBIS models Introduction IBIS I/O Buffer Information Specification is a powerful international standard for the electrical specification of chip drivers and receivers. It is widely used for both pre-layout and post-layout analysis of high-speed Networking Products.


    Original     		Delta39KTM Quantum38KTM Delta39K Quantum38K IBIS Models ibis file 096pf PDF

    BGA and eQFP Package

    Abstract: BGA 256 PACKAGE thermal resistance fbga 12 x 12 thermal resistance
    Text: PRELIMINARY Delta39K Power Estimation and Thermal Management Summary This application note covers a brief explanation of the Delta39K™ Power Estimator spreadsheet, suggestions on reducing the overall power consumption of Delta39K designs, and use of forced airflow and heat-sinks to manage heat dissipation.


    Original     		Delta39KTM Delta39K BGA and eQFP Package BGA 256 PACKAGE thermal resistance fbga 12 x 12 thermal resistance PDF

    delta39k

    Abstract: No abstract text available
    Text: Delta39KTM and Quantum38KTM Single-Port Memory Introduction Channel and Cluster Memory The purpose of this application note is to provide instruction for all aspects of implementing synchronous/asynchronous Single-Port Random-Access-Memory SPRAM and Single-Port Read-Only-Memory (SPROM) in Delta39K and


    Original     		Delta39KTM Quantum38KTM Delta39K Quantum38K PDF

    8kx1 RAM

    Abstract: No abstract text available
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs


    Original     		Delta39KTM 233-MHz MIL-STD-883" /JESD22A114-A 39K50 39K30 Delta39K 39K165/200 CY3LV002 CY3LV020. 8kx1 RAM PDF

    39k200

    Abstract: CY39200V
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features •Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs


    Original     		Delta39KTM 250-MHz 39k200 CY39200V PDF

    CY39100V484B-125BBI

    Abstract: programmable slew rate control IO AT17LV010-10JI CY39030V256-125MBC IO1 5V 39K100 39K165 39K30 39K50 CY39100V208B-125NTC
    Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+


    Original     		Delta39KTM 66-MHz 64-bit 39K165 MG388 CY39030 -256FBGA CY39100V484B-125BBI programmable slew rate control IO AT17LV010-10JI CY39030V256-125MBC IO1 5V 39K100 39K30 39K50 CY39100V208B-125NTC PDF

    39K100

    Abstract: 39K30 39K50
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features — Clock polarity control at each register • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2


    Original     		Delta39KTM 64-bit 39K200-208EQFP 39K165 39K200 -233MHz Delta39K165Z 39K100 39K30 39K50 PDF

    220v AC voltage stabilizer schematic diagram

    Abstract: LG color tv Circuit Diagram tda 9370 1000w inverter PURE SINE WAVE schematic diagram schematic diagram atx Power supply 500w TV SHARP IC TDA 9381 PS circuit diagram wireless spy camera 9744 mini mainboard v1.2 sony 279-87 transistor E 13005-2 superpro lx
    Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 AD9272 Analog Front End, iMEMS Accelerometers & Gyroscopes . . . . . . 782, 2583 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-528 Acceleration and Pressure Sensors . . . . . . . . . . . . . . . . . . . . . . . . . . Page 2585


    Original     		AD9272 P462-ND LNG295LFCP2U P463-ND LNG395MFTP5U 220v AC voltage stabilizer schematic diagram LG color tv Circuit Diagram tda 9370 1000w inverter PURE SINE WAVE schematic diagram schematic diagram atx Power supply 500w TV SHARP IC TDA 9381 PS circuit diagram wireless spy camera 9744 mini mainboard v1.2 sony 279-87 transistor E 13005-2 superpro lx PDF

    CY39200V

    Abstract: No abstract text available
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ •Multiple I/O standards supported — LVCMOS, LVTTL, 3.3V PCI, SSTL2 I-II , SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs •Programmable slew rate control on each I/O pin


    Original     		Delta39KTM NT208 51-85069-B 388-Lead MG388 256-Ball BB256/MB256 1-85108-A CY39200V PDF

    Untitled

    Abstract: No abstract text available
    Text: PRELIMINARY Delta39K ISR™ CPLD Family—Pin Tables CPLDs at FPGA Densities™ Table 1. Pin Definition Table[1] Pin Name CCLK Config_Done Function Description Output Configuration Clock for serial interface with the external boot PROM Output Flag indicating that configuration is complete


    Original     		Delta39KTM CY39165 CY39200 CY39100 PDF

    delta39k

    Abstract: 39K100 39K165 39K30 39K50 CY3LV010 CY39200V
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs


    Original     		Delta39KTM 64-bit Delta39K 39K165/200 CY3LV002 CY3LV020. Delta39K. 39K100 39K165 39K30 39K50 CY3LV010 CY39200V PDF

    bga 484 0.8mm pitch

    Abstract: 20532 tqfp 39K100 39K200 39K30 39K50 484FBGA CY39200V208-181NTXC CY39100V208B-125NTxC cy39030v208-125ntxc
    Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs


    Original     		Delta39KTM 66-MHz 64-bit 39K165 208-EQFP, 484-FBGA, 388-BGA, 676-FBGA bga 484 0.8mm pitch 20532 tqfp 39K100 39K200 39K30 39K50 484FBGA CY39200V208-181NTXC CY39100V208B-125NTxC cy39030v208-125ntxc PDF

    CY39100V484-125BBI

    Abstract: "Single-Port RAM" delta39k
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ •Multiple I/O standards supported — LVCMOS, LVTTL, 3.3V PCI, SSTL2 I-II , SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs •Programmable slew rate control on each I/O pin


    Original     		Delta39KTM CY39100V484-125BBI "Single-Port RAM" delta39k PDF

    NT208

    Abstract: 1kx8 rom 250NTC
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ •Carry-chain logic for fast and efficient arithmetic operations •Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+


    Original     		Delta39KTM 250-MHz NT208 1kx8 rom 250NTC PDF