Untitled
Abstract: No abstract text available
Text: High Speed Super Low Power SRAM CS16LV40963 256k word x 16 bit DESCRIPTION The CS16LV40963 is a high performance, high speed, low power CMOS Static Random Access Memory organized as 262,144 words by 16 bits and operates from a wide range of 2.7 to 3.6V supply voltage. Advanced CMOS technology and circuit techniques
|
Original
|
PDF
|
CS16LV40963
CS16LV40963
50/55/70ns
CS160
|
Untitled
Abstract: No abstract text available
Text: High Speed Super Low Power SRAM 256k Word x 16 bit CS16LV40963 Revision History Rev. No. 2.0 2.1 History Initial issue with new naming rule Remove 48TSOP package 1 Issue Date Jan.18,2005 Jan.11,2007 Remark Rev. 2.1 Chiplus reserves the right to change product or specification without notice.
|
Original
|
PDF
|
CS16LV40963
48TSOP
CS16LV40963
500mV
|
Untitled
Abstract: No abstract text available
Text: High Speed Super Low Power SRAM 256k Word x 16 bit CS16LV40963 Revision History Rev. No. History Issue Date 2.0 Initial issue with new naming rule Jan.18,2005 2.1 Remove 48TSOP package Jan.11,2007 2.2 Revise AC/DC Char. Mar. 11, 2008 2.3 Add 48 BGA_6x7mm Jun. 25, 2008
|
Original
|
PDF
|
CS16LV40963
48TSOP
CS16LV40963
500mV
|
Untitled
Abstract: No abstract text available
Text: High Speed Super Low Power SRAM 256k Word x 16 bit CS16LV40963 Revision History Rev. No. History Issue Date 2.0 Initial issue with new naming rule Jan.18,2005 2.1 Remove 48TSOP package Jan.11,2007 2.2 Revise AC/DC Char. Remark Mar. 11, 2008 1 Rev. 2.2 Chiplus reserves the right to change product or specification without notice.
|
Original
|
PDF
|
CS16LV40963
48TSOP
CS16LV40963
500mV
|
Untitled
Abstract: No abstract text available
Text: High Speed Super Low Power SRAM CS16LV40963 256k Word x 16 bit Revision History Rev. No. 2.0 History Initial issue with new naming rule 1 Issue Date Jan.18,2005 Remark Rev. 2.0 Chiplus reserves the right to change product or specification without notice. High Speed Super Low Power SRAM
|
Original
|
PDF
|
CS16LV40963
CS16LV40963
12x18mm
|
CS16LV40963
Abstract: BS62LV4006 sram cross reference CS18LV40963 LY6264 Hynix Cross Reference cs18lv10245 cs18lv02560 LY621024 K6X1008C2D
Text: www.ashlea.co.uk 01793 783784 Low power SRAM Cross Reference Density Configuration 64K 8Kx8 256K 32Kx8 Lyontek LY6264 LY62L64 LY62256 LY62L256 LY62256 2.7-5.5 1M 128Kx8 64Kx16 LY621024 LY62L1024 LY62L6416 Samsung K6X0808C1D K6X0808T1D K6X1008C2D K6X1008T2D
|
Original
|
PDF
|
32Kx8
LY6264
LY62L64
LY62256
LY62L256
LY62256
128Kx8
64Kx16
LY621024
LY62L1024
CS16LV40963
BS62LV4006
sram cross reference
CS18LV40963
LY6264
Hynix Cross Reference
cs18lv10245
cs18lv02560
LY621024
K6X1008C2D
|
CS18LV40963CI
Abstract: CS18LV40963D
Text: High Speed Super Low Power SRAM 512k word x 8 bit CS18LV40963 DESCRIPTION The CS18LV40963 is a high performance, high speed, low power CMOS Static Random Access Memory organized as 524,288 words by 8 bits and operates from a wide range of 2.7 to 3.6V supply voltage. Advanced CMOS technology and circuit techniques
|
Original
|
PDF
|
CS18LV40963
CS18LV40963
50/55/70ns
CS18LVrved.
36-ball
2004-March
CS18LV40963CI
CS18LV40963D
|
MBI5024
Abstract: dm13c macroblock MBI5024 MBI6030 K4S641632H Dm413 CS18LV00645 CS18LV4096 MBI5026 CS18LV40963
Text: LED Driver IC for Display Org. Chiplus Macroblock SITI Toshiba Dallas Maxim STMicro Allegro 16 Bit CS8816 / CS8826 MBI5024 / MBI5026 DM134 / DM135 / DM13C TB62706 / TB62726 MAX6969 / MAX6971 STP16C596 / STP16CP05 A6276 8 Bit CS8808/CS8818 MBI5167 / MBI5168
|
Original
|
PDF
|
CS8816
CS8826
MBI5024
MBI5026
DM134
DM135
DM13C
TB62706
TB62726
MAX6969
dm13c
macroblock MBI5024
MBI6030
K4S641632H
Dm413
CS18LV00645
CS18LV4096
MBI5026
CS18LV40963
|