Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CONVOLUTIONAL Search Results

    SF Impression Pixel

    CONVOLUTIONAL Price and Stock

    3M REPSKU-CONVOLUTE

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Onlinecomponents.com REPSKU-CONVOLUTE
    • 1 $8433.52
    • 10 $8182.42
    • 100 $8182.42
    • 1000 $8182.42
    • 10000 $8182.42
    Buy Now

    CONVOLUTIONAL Datasheets (1)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    Convolutional Encoder Lattice Semiconductor Convolutional Encoder Data Sheet Original PDF

    CONVOLUTIONAL Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    scrambler v.35 algorithm

    Abstract: scrambler satellite v.35 scrambler v.35 diagram CNT-240 STEL-2070A bpsk modulator low frequency bpsk modulator ic CNT2423-0 CNT160 convolutional
    Text: STEL-2070A Data Sheet STEL-2070A Dual Constraint Length K=7,9 Convolutional Encoder Viterbi Decoder R FEATURES • Dual Constraint Length: 7 or 9 ■ Coding Gain: 5.2 dB (@ 10-5 BER, K = 7) ■ Rate 1/2 6.0 dB (@ 10-5 BER, K = 9) ■ Three Bit Soft Decision Inputs in Signed


    Original
    STEL-2070A scrambler v.35 algorithm scrambler satellite v.35 scrambler v.35 diagram CNT-240 STEL-2070A bpsk modulator low frequency bpsk modulator ic CNT2423-0 CNT160 convolutional PDF

    Implementation of convolutional encoder

    Abstract: DS525 turbo encoder design using xilinx DSP HARQ MULT18X18S
    Text: 802.16e CTC Encoder v2.1 DS525 April 2, 2007 Product Specification Features Applications • Drop-in module for Spartan -3, Spartan-3E, Spartan-3A/3AN/3A DSP, Virtex™-II, Virtex-II Pro, Virtex-4, and Virtex-5 FPGAs The Convolutional Turbo Code CTC encoder meets


    Original
    DS525 64-QAM Implementation of convolutional encoder turbo encoder design using xilinx DSP HARQ MULT18X18S PDF

    STEL-2030C

    Abstract: scrambler v.35 algorithm 74AC298 IESS-308 sCRAMBLER 74AC74 84-PIN STEL2030B qpsk encoder 16 bit scrambler satellite v.35 viterbi algorithm
    Text: STEL-2030C Data Sheet STEL-2030C 17 Mbps Convolutional Encoder Viterbi Decoder R FEATURES FUNCTIONAL DESCRIPTION n 17 Mbps MAX. OPERATING DATA RATE n CONSTRAINT LENGTH K = 7 G1 = 1718, G2 = 1338 n MULTIPLE DEVICES CAN BE MULTIPLEXED TO GIVE HIGHER DATA RATES


    Original
    STEL-2030C STEL-2030C scrambler v.35 algorithm 74AC298 IESS-308 sCRAMBLER 74AC74 84-PIN STEL2030B qpsk encoder 16 bit scrambler satellite v.35 viterbi algorithm PDF

    g3d0

    Abstract: PLCC 68 intel package dimensions "7 Bit Shift Register" data scrambler reference signal every symbols STEL-5268 2040a convolutional scrambler satellite v.35
    Text: STEL-2040A Data Sheet STEL-2040A Convolutional Encoder Viterbi Decoder R FEATURES • Constraint Length 7 ■ Coding Gain of 5.2 dB @ 10-5 BER, Rate 1/2 ■ Rates 1/3 , 1/2 , 2/3* and 3/4* (*Punctured) ■ Industry Standard Polynomials ■ Built in BER Monitor


    Original
    STEL-2040A 68-pin 70301A g3d0 PLCC 68 intel package dimensions "7 Bit Shift Register" data scrambler reference signal every symbols STEL-5268 2040a convolutional scrambler satellite v.35 PDF

    Convolutional Encoder

    Abstract: 171OCT Convolutional convolutional encoder interleaving BYP 303 ENCODER GMBH A112 AN2835 MRC6011 x8 encoder
    Text: Freescale Semiconductor Application Note AN2835 Rev. 0, 9/2004 Building a Convolutional Encoder Using RCF Technology by Wim Rouwet Convolutional encoding is a forward error correcting FEC process associated with a Viterbi decoder on the receive side. Adding redundancy to the input data before it is sent to the


    Original
    AN2835 Convolutional Encoder 171OCT Convolutional convolutional encoder interleaving BYP 303 ENCODER GMBH A112 AN2835 MRC6011 x8 encoder PDF

    DS525

    Abstract: 202 ctc XC5VSX95T MULT18X18S
    Text: 802.16e CTC Encoder v3.0 DS525 April 24, 2009 Product Specification Features Applications • Drop-in module for Spartan -6, Spartan-3E, Spartan-3A/3AN/3A DSP, Spartan-3, Virtex®-6, Virtex-5 and Virtex-4 FPGAs The Convolutional Turbo Code CTC encoder meets


    Original
    DS525 64-QAM 202 ctc XC5VSX95T MULT18X18S PDF

    Convolutional Encoder

    Abstract: ispLEVER project Navigator Convolutional encoder verilog coding Convolutional Puncturing Pattern digital clock project Convolutional decoder polynomial Viterbi Decoder ispLEVER project Navigator route place
    Text: Convolutional Encoder User’s Guide April 2003 ipug03_02 Lattice Semiconductor Convolutional Encoder User’s Guide Introduction Lattice’s Convolutional Encoder core is a parameterizable core for convolutional encoding of a continuous input data stream. The core allows variable code rates, constraint lengths and generator polynomials. The core also supports puncturing. Puncturing enables a large range of transmission rates and reduces the bandwidth requirement


    Original
    ipug03 1-800-LATTICE Convolutional Encoder ispLEVER project Navigator Convolutional encoder verilog coding Convolutional Puncturing Pattern digital clock project Convolutional decoder polynomial Viterbi Decoder ispLEVER project Navigator route place PDF

    GSM Viterbi

    Abstract: 2K2B Viterbi Trellis Decoder texas TMS320C55X Viterbi SPRA776A Qualcomm application note Convolutional Convolutional Encoder qualcomm 1110
    Text: Application Report SPRA776A - April 2009 Viterbi Decoding Techniques for the TMS320C55x DSP Generation Henry Hendrix Member, Group Technical Staff ABSTRACT In most wireless communications systems, convolutional coding is the preferred method of error-correction coding to overcome transmission distortions. This report outlines the theory


    Original
    SPRA776A TMS320C55x TMS320C55x GSM Viterbi 2K2B Viterbi Trellis Decoder texas Viterbi Qualcomm application note Convolutional Convolutional Encoder qualcomm 1110 PDF

    Convolutional Encoder

    Abstract: xilinx vhdl codes convolutional encoder source code X9064
    Text: ac_cselt_conv_enc.fm Page 1 Wednesday, March 14, 2001 12:30 PM CONV_ENC Convolutional Encoder December 07, 2000 Product Specification AllianceCORE Facts Tilab Via G. Reiss Romoli, 274 10148 Torino, Italy Phone: +39 011 228 5659 Fax: +39 011 228 7140 E-mail: viplibrary@tilab.com


    Original
    PDF

    low frequency bpsk modulator ic

    Abstract: G110 g21 Transistor STEL-2060C BPSK DEMODULATORS G21P2
    Text: STEL-2060C/CR Data Sheet STEL-2060C/CR 45 Mbps Viterbi Decoder R FUNCTIONAL DESCRIPTION FEATURES • 45 Mbps Operating Rate ■ Constraint Length K = 7 G1 = 1718 Convolutional encoding and Viterbi decoding are used to provide forward error correction FEC which improves


    Original
    STEL-2060C/CR STEL-2060C low frequency bpsk modulator ic G110 g21 Transistor BPSK DEMODULATORS G21P2 PDF

    Convolutional Puncturing Pattern

    Abstract: Convolutional Encoder viterbi convolution ds248
    Text: Convolutional Encoder v3.0 DS248 v1.5 March 28, 2003 Product Specification Features Applications • This core can be used in a wide variety of convolutional encoding applications and is typically used to encode data for use with the Viterbi decoder. •


    Original
    DS248 Convolutional Puncturing Pattern Convolutional Encoder viterbi convolution ds248 PDF

    GSM Viterbi

    Abstract: Viterbi Decoder Trellis branch metric Convolutional trellis 5/6 decoder viterbi Viterbi Trellis Decoder SC140 SP10
    Text: How to Implement a Viterbi Decoder on the StarCore SC140 Application Note Abstract The application note describes how to implement an efficient Viterbi decoder on the StarCore SC140. It begins with an overview of convolutional encoding and Viterbi decoding. The overview is followed by a description of the StarCore


    Original
    SC140 SC140. SC140 GSM Viterbi Viterbi Decoder Trellis branch metric Convolutional trellis 5/6 decoder viterbi Viterbi Trellis Decoder SP10 PDF

    80C31 instruction set

    Abstract: xc2s200 pq208 xilinx code for 8-bit serial adder dvb-RCS transmitter XC2S50 driver PIC Microcontroller GSM Modem POS-PHY ATM format dvb-RCS modulator uart 16450 128-bit key generation matlab code for image enc
    Text: XILINX IP SELECTION GUIDE Implementation Example Function Communication & Networking BUFE-based Multiplexer Slice 3G FEC Package 3GPP Compliant Turbo Convolutional Decoder 3GPP Compliant Turbo Convolutional Encoder 3GPP Turbo Decoder 8b/10b Decoder 8b/10b Encoder


    Original
    8b/10b DO-DI-ADPCM32) DO-DI-ADPCM64) CC-201) CC-200) CRC10 CC-130) CRC32 CC-131) 80C31 instruction set xc2s200 pq208 xilinx code for 8-bit serial adder dvb-RCS transmitter XC2S50 driver PIC Microcontroller GSM Modem POS-PHY ATM format dvb-RCS modulator uart 16450 128-bit key generation matlab code for image enc PDF

    GP017

    Abstract: No abstract text available
    Text: Block Convolutional Encoder User’s Guide June 2010 IPUG31_03.5 Table of Contents Chapter 1. Introduction . 4 Quick Facts . 4


    Original
    IPUG31 LFSC/M3GA25E-7F900C D-2009 12L-1 GP017 PDF

    block convolutional interleaving

    Abstract: convolutional interleaver Convolutional EPF10K10 EPF10K100 EPF8452A EPM9320
    Text: Convolutional Interleaver Megafunction Solution Brief 16 Target Applications: Digital Signal Processing Digital Communication Receiver Wireless Communications Family: FLEX 10K, FLEX 8000 & MAX® 9000 Vendor: KTech Telecommunications, Inc. 15501 San Fernando Mission Blvd.


    Original
    EPF10K10, EPF10K100, EPF8452A, EPM9320 block convolutional interleaving convolutional interleaver Convolutional EPF10K10 EPF10K100 EPF8452A PDF

    scrambler v.35 algorithm

    Abstract: scrambler satellite v.35
    Text: STEL-2070A Data Sheet STEL-2070A Dual Constraint Length K=7,9 Convolutional Encoder Viterbi Decoder R Powered by ICminer.com Electronic-Library Service CopyRight 2003 FEATURES • Dual Constraint Length: 7 or 9 ■ Coding Gain: 5.2 dB (@ 10-5 BER, K = 7)


    Original
    STEL-2070A scrambler v.35 algorithm scrambler satellite v.35 PDF

    B1137

    Abstract: 2n2 f250 branch metric viterbi algorithm Convolutional Encoder TMS320C6416 Transistor y2n TMS320C6000 TR45
    Text: Application Report SPRA750D - September 2003 Using TMS320C6416 Coprocessors: Viterbi Coprocessor VCP Jelena Nikolic-Popovic Digital Signal Processing Solutions ABSTRACT Viterbi Coprocessor (VCP) is a programmable peripheral for decoding of convolutional


    Original
    SPRA750D TMS320C6416 B1137 2n2 f250 branch metric viterbi algorithm Convolutional Encoder Transistor y2n TMS320C6000 TR45 PDF

    GSM Viterbi

    Abstract: Viterbi Trellis Decoder texas Viterbi Q1401 SPRA071 encoder puncture qualcomm qualcomm convolutional decoder 2SDNG GSM qualcomm Stanford Telecom 2K27
    Text: Application Report SPRA071A - January 2002 Viterbi Decoding Techniques for the TMS320C54x DSP Generation Henry Hendrix Member, Group Technical Staff ABSTRACT In most wireless communications systems, convolutional coding is the preferred method of error-correction coding to overcome transmission distortions. This report outlines the theory


    Original
    SPRA071A TMS320C54x TMS320C54x GSM Viterbi Viterbi Trellis Decoder texas Viterbi Q1401 SPRA071 encoder puncture qualcomm qualcomm convolutional decoder 2SDNG GSM qualcomm Stanford Telecom 2K27 PDF

    Stanford Telecom

    Abstract: No abstract text available
    Text: STEL-2048 Data Sheet STEL-2048/CM 2.048 Mbps Viterbi Decoder STANFORD TELECOM* 6505242 DQDEbfib TSE • FEATURES FUNCTIONAL DESCRIPTION H 2.048 Mbps Maximum Operating Rate Convolutional encoding and Viterbi decoding are used to provide forward error correction FEC which improves


    OCR Scan
    STEL-2048 STEL-2048/CM 84-pin STEL-2048/CM 00DE7DE STEL-2048/C Stanford Telecom PDF

    m6010

    Abstract: No abstract text available
    Text: A BROADCOM BCM6010 B C M 6 BCM6010 PK ® ADSL/VDSL F E A T U R E S • Integrated QAMLink Transmitter • Packet formatting, scrambling, and interleaving • R eed-Solom on FEC encoder • 0 - 1 3 MBaud variable rate 4-256 QAM modulator • Programmable depth convolutional interleaver


    OCR Scan
    BCM6010 10-bit BCM6012PB. m6010 PDF

    L64767MC

    Abstract: interleaver l6470 L64705 L64767 jtag sequence interleaver time convolutional interleaver lsi mpeg encoder 95L6
    Text: LSI LOGIC Introduction L64767 SMATV QAM Encoder Preliminary Datasheet LSI Logic’s L64767 is a highly integrated device comprising digital television CoreWare pro­ cessing elements for energy dispersal, Reed-Solomon encoding, convolutional interleaving,


    OCR Scan
    L64767 L64767 DTVB1190/DTVC37, 100-Pin 5304AGM L64767MC interleaver l6470 L64705 jtag sequence interleaver time convolutional interleaver lsi mpeg encoder 95L6 PDF

    Untitled

    Abstract: No abstract text available
    Text: LSI LOGIC L64767 SMATV QAM Encoder Preliminary Datasheet Introduction LSI Logic’s L64767 is a highly integrated device comprising digital television CoreWare pro­ cessing elements for energy dispersal, Reed-Solomon encoding, convolutional interleaving,


    OCR Scan
    L64767 L64767 DTVB1190/DTVC37, 100-Pin 53Q4A0M PDF

    pin diagram of 74381

    Abstract: 2246h5c MARKING 3b d45
    Text: TMC2246 TMC2246 CMOS Image Filter 11 X 10 Bit, 40 MHz Description The TMC2246 is a video speed The TMC2246 is a video speed convolutional array composed of four 11 x 10 bit registered multipliers followed by a summer and an accumulator. All eight multiplier inputs are accessible to


    OCR Scan
    TMC2246 TMC2246 25-bit C2246H5C C2246H5C1 C2246L5V pin diagram of 74381 2246h5c MARKING 3b d45 PDF

    C3JW

    Abstract: 2246H5C 2246h5 marking D3G TMC2246 TMC2301 C2581 TMC2246H5C1 93C36 TMC2246H5C
    Text: TMC2246 JH ^ M iM UM W M V V W CMOS Image Filter 11 x 10 Bit, 40M Hz The TM C2246 is a video speed convolutional array composed of four 1 1 x 1 0 bit registered multipliers followed by a summer and an accumulator. All eight multiplier inputs are accessible to the user and may be


    OCR Scan
    TMC2246 11x10 40MHz TMC2246 25-bit MIL-STD-883 2246L5V1 C3JW 2246H5C 2246h5 marking D3G TMC2301 C2581 TMC2246H5C1 93C36 TMC2246H5C PDF