Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CLK81 Search Results

    CLK81 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    pduz

    Abstract: dab RECEIVER analog devices AD DAB dac spdif gc spdif in oak dsp
    Text: U2739M-B DAB One-Chip Channel- and Source Decoder Description The U2739M-B is an integrated circuit in advanced CMOS technology for demodulation and decoding of a DAB signal according to ETS 300 401. The channel decoder part includes the main features OFDM


    Original     		PDF U2739M-B U2739M-B D-74025 22-May-01 pduz dab RECEIVER analog devices AD DAB dac spdif gc spdif in oak dsp

    Broken Conductor Detection for Overhead Line Distribution System

    Abstract: verilog code for CORDIC to generate sine wave verilog code for cordic algorithm for wireless la TXC 13.56 sma diode h5c intel 945 motherboard schematic diagram 2005Z fet k241 EARTH LEAKAGE RELAY diagram schematic diagram for panasonic inverter air cond
    Text: Stratix GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com SGX5V1-1.2 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    automatic change over switch circuit diagram

    Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: Section II. Clock Management This section provides information on clock management in Stratix II GX devices. It describes the enhanced and fast phase-locked loops PLLs that support clock management and synthesis for on-chip clock management, external system clock management, and high-speed I/O interfaces.


    Original     		PDF

    cd 1619 CP

    Abstract: RX SOP 1738 bc 494 b f.m transmitter Schematics AL 1450 DV hp 2212 sdc 2025 AL 2450 dv circuit diagram toggle switches 2041 BY TRANSISTOR BC 187 vhdl code for 16 prbs generator
    Text: Stratix II GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V1-4.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    mercury motherboards regulator ic

    Abstract: TRANSISTOR SUBSTITUTION DATA BOOK 1993 CORDIC to generate sine wave fpga verilog code for CORDIC to generate sine wave verilog code for cdma transmitter vhdl code for cordic intel atom microprocessor verilog code for 2D linear convolution filtering mercury computer motherboard sumida inverter IV
    Text: Stratix Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V2-3.5 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF EL7551C EL7564C EL7556BC EL7562C EL7563C mercury motherboards regulator ic TRANSISTOR SUBSTITUTION DATA BOOK 1993 CORDIC to generate sine wave fpga verilog code for CORDIC to generate sine wave verilog code for cdma transmitter vhdl code for cordic intel atom microprocessor verilog code for 2D linear convolution filtering mercury computer motherboard sumida inverter IV

    altera stratix II fpga

    Abstract: DDR2 sdram pcb layout guidelines vhdl code for watchdog timer of ATM
    Text: Stratix II Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SII5V2-4.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    PLL IC 565

    Abstract: SSTL-18 STRATIX 3
    Text: 2002 年 5 月 ver. 1.2 Stratix デバイスでの高速差動 I/O インタフェースの使用方法 Application Note 202 はじめに StratixTM デバイスは高速データ転送レートを実現するために、それぞ れの差動 I/O ペアに専用のシリアライザ / デシリアライザ SERDES 回


    Original     		PDF 2SFI-410 AN-202-1 03-3340-9480FAX PLL IC 565 SSTL-18 STRATIX 3

    SSTL-18

    Abstract: No abstract text available
    Text: Using High-Speed Differential I/O Interfaces in Stratix Devices December 2002, ver. 2.0 Introduction Preliminary Information Application Note 202 To achieve high data transfer rates, StratixTM devices support TrueLVDSTM differential I/O interfaces which have dedicated


    Original     		PDF

    PC intel 945 MOTHERBOARD CIRCUIT diagram

    Abstract: verilog code for cordic algorithm TRANSISTOR SUBSTITUTION DATA BOOK 1993 intel 845 MOTHERBOARD pcb CIRCUIT diagram code for Discreet cosine Transform processor 945 mercury MOTHERBOARD CIRCUIT diagram 484BGA inverter PURE SINE WAVE schematic diagram intel 915 MOTHERBOARD pcb CIRCUIT diagram intel 845 MOTHERBOARD SERVICE MANUAL
    Text: Stratix Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V1-3.4 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF EL7551C EL7564C EL7556BC EL7562C EL7563C PC intel 945 MOTHERBOARD CIRCUIT diagram verilog code for cordic algorithm TRANSISTOR SUBSTITUTION DATA BOOK 1993 intel 845 MOTHERBOARD pcb CIRCUIT diagram code for Discreet cosine Transform processor 945 mercury MOTHERBOARD CIRCUIT diagram 484BGA inverter PURE SINE WAVE schematic diagram intel 915 MOTHERBOARD pcb CIRCUIT diagram intel 845 MOTHERBOARD SERVICE MANUAL

    pc keyboard ic

    Abstract: altera stratix ii ep2s60 circuit diagram bc 327 K.D carrier detect phase shift finder 15.21 pcie gen 2 payload SIIGX52006-1 free transistor equivalent book DIODE ED 34 transistor bd 242
    Text: Stratix II GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V2-4.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    automatic change over switch circuit diagram

    Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: 7. PLLs in Stratix II and Stratix II GX Devices SII52001-4.5 Introduction Stratix II and Stratix II GX device phase-locked loops PLLs provide robust clock management and synthesis for device clock management, external system clock management, and high-speed I/O interfaces.


    Original     		PDF SII52001-4 automatic change over switch circuit diagram EP2S15 EP2S180 EP2S30 EP2S60 EP2S90

    free transistor equivalent book

    Abstract: HD-SDI over sdh 3D123 CEI 23-16 Chapter 3 Synchronization diode handbook GX 010 texas handbook transistor DATA REFERENCE handbook vhdl code for 16 prbs generator
    Text: Stratix II GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V2-4.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    pin configuration of IC 1619

    Abstract: pin configuration for half adder U 1560 CQ 245 D 1609 VO A1 JD 1801 dct verilog code jd 1801 data sheet logic diagram to setup adder and subtractor LPM 562 force sensor sensor 3414
    Text: Stratix II Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SII5V1-4.4 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    CLK51

    Abstract: No abstract text available
    Text: ICS2510 Integrated Circuit Systems, Inc. Advance Information 3.3V Phase-Lock Loop Clock Driver General Description Features The ICS2510 is a high performance, low skew, low jitter clock driver. It uses a phase lock loop PLL technology to align, in both phase and frequency, the CLKIN signal with


    Original     		PDF ICS2510 ICS2510 ICS2510G 173TSSOP CLK51

    Untitled

    Abstract: No abstract text available
    Text: DATASHEET BUFFER/CLOCK DRIVER ICSLV810 Description Features The ICSLV810 is a low skew 1.5 V to 2.5 V, 1:10 fanout buffer. This device is specifically designed for data communications clock management. The large fanout from a single input line reduces loading on the input clock. The


    Original     		PDF ICSLV810 ICSLV810 20-pin

    LV810FILF

    Abstract: ICSLV810 LV810RILF
    Text: DATASHEET ICSLV810 BUFFER/CLOCK DRIVER Description Features The ICSLV810 is a low skew 1.5 V to 2.5 V, 1:10 fanout buffer. This device is specifically designed for data communications clock management. The large fanout from a single input line reduces loading on the input clock. The


    Original     		PDF ICSLV810 ICSLV810 20-pin LV810FILF LV810RILF

    SRAM 6114

    Abstract: FIB1 RS232 dab RECEIVER G100 QFP144 TQFP100 U2739M U2739M-AFC U2739M-AFT analog devices AD DAB
    Text: U2739M-A DAB One-Chip Channel- and Source Decoder Description The U2739M-A is an integrated circuit in advanced CMOS technology for demodulation and decoding of a DAB signal according to ETS 300 401. The channel decoder part includes the main features OFDM


    Original     		PDF U2739M-A U2739M-A D-74025 15-Feb-01 SRAM 6114 FIB1 RS232 dab RECEIVER G100 QFP144 TQFP100 U2739M U2739M-AFC U2739M-AFT analog devices AD DAB

    ISO11172-2

    Abstract: ISO13818-2 CLK81 ISO11172-1 ISO13818-1 NJU28001 NJU28001F QFP144 6ha6 PDI 95
    Text: NJU２８００１ ２８００１ PRELIMINARY MPEG-2 IMAGE PROCESSOR • GENERAL DESCRIPTION The NJU28001 is MPEG-2/DVD video decoding IC. It de-multiplexes MPEG-2 as well as DVD system program streams and holds them in its external DRAM. It decodes MPEG-2 compressed video and outputs digital video (in


    Original     		PDF NJU28001 NJU28001 27MHz ISO11172-2 ISO13818-2 CLK81 ISO11172-1 ISO13818-1 NJU28001F QFP144 6ha6 PDI 95

    LV810FILF

    Abstract: ICSLV810
    Text: DATASHEET ICSLV810 BUFFER/CLOCK DRIVER Description Features The ICSLV810 is a low skew 1.5 V to 2.5 V, 1:10 fanout buffer. This device is specifically designed for data communications clock management. The large fanout from a single input line reduces loading on the input clock. The


    Original     		PDF ICSLV810 ICSLV810 20-pin LV810FILF

    Untitled

    Abstract: No abstract text available
    Text: ICSLV810 Buffer/Clock Driver Description Features The ICSLV810 is a low skew 1.5 V to 2.5 V, 1:10 fanout buffer. This device is specifically designed for data communications clock management. The large fanout from a single input line reduces loading on the input


    Original     		PDF ICSLV810 ICSLV810 20-pin 133MHz LV810

    BT 342 project

    Abstract: HD-SDI serializer Crossbar Switches SONET SDH
    Text: Stratix II GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V1-4.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    BT 342 project

    Abstract: 936DC BT 1610 digital volume control
    Text: Stratix II GX Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com SIIGX5V1-3.1 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF MS-034 508-Pin BT 342 project 936DC BT 1610 digital volume control

    EP2S15

    Abstract: EP2S180 EP2S30 EP2S60 EP2S90 SPREAD-SPECTRUM SYSTEM
    Text: 1. PLLs in Stratix II and Stratix II GX Devices SII52001-4.6 Introduction Stratix II and Stratix II GX device phase-locked loops PLLs provide robust clock management and synthesis for device clock management, external system clock management, and high-speed I/O interfaces.


    Original     		PDF SII52001-4 EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 SPREAD-SPECTRUM SYSTEM

    LV810

    Abstract: ICSLV810 ICSLV810FI ICSLV810FIT ICSLV810RI ICSLV810RIT
    Text: ICSLV810 Buffer/Clock Driver Description Features The ICSLV810 is a low skew 1.5 V to 2.5 V, 1:10 fanout buffer. This device is specifically designed for data communications clock management. The large fanout from a single input line reduces loading on the input


    Original     		PDF ICSLV810 ICSLV810 20-pin 133MHz LV810 ICSLV810FI ICSLV810FIT ICSLV810RI ICSLV810RIT