STK 5481 DATA
Abstract: GT1 X02 80X86 CD2231 CD2401 CL-CD2231 SCD223110QCD w9920 ta 8653 n D287B
Text: CD2231 Intelligent Two-Channel LAN and WAN Communications Controller Datasheet The CD2231 is a two-channel multi-protocol synchronous/asynchronous communications controller specifically designed to reduce host-system processing overhead and increase efficiency in a wide variety of communications applications. The CD2231 is packaged in a 100pin MQFP, and offers eight clock/modem pins per channel. The device has two fully
|
Original
|
PDF
|
CD2231
CD2231
100pin
35-MHz
STK 5481 DATA
GT1 X02
80X86
CD2401
CL-CD2231
SCD223110QCD
w9920
ta 8653 n
D287B
|
RFC-1331
Abstract: 105GT-2 80X86 CL-CD2401 CL-CD2431 gt22a iso 3309
Text: CL-CD2430/CD2431 DataBook i "CIRRUS LOGIC FEATURES • Intelligent 4-Channel Local and WAN Communications Controller Four full-duplex multi-protocol channels, each running up to 128 kbits/second ■ Supports async, async-HDLC high-level data link control , and HDLC/SDLC (synchronous data link
|
OCR Scan
|
PDF
|
CL-CD2430/CD2431
32-bit
16-bit
RFC-1331
RFC-1331
105GT-2
80X86
CL-CD2401
CL-CD2431
gt22a
iso 3309
|
Untitled
Abstract: No abstract text available
Text: CL-CD2430/CD2431 A d v a n ce d M u lti-P ro to c o l C o m m u n ica tio n s C o n tro lle r _ CIRRUS LOGIC INDEX A E abbreviations 6 absolute maximum ratings 126 AC electrical characteristics bus arbitration 127 DMA read 127 DMA write 127 host read/write 128
|
OCR Scan
|
PDF
|
CL-CD2430/CD2431
|
Untitled
Abstract: No abstract text available
Text: CL-CD2430/CD2431 rClRRUS LOGIC — A d v a n c e d M u lti-P ro to c o J C o m m u n ic a tio n s C o n tro lle r CONVENTIONS This section lists conventions used in this data book. Abbreviations Units of measure degree Celsius Symbol °C hertz cycle per second
|
OCR Scan
|
PDF
|
CL-CD2430/CD2431
|
Untitled
Abstract: No abstract text available
Text: CL-CD2430/CD2431 Advanced Multi-Protocol Communications Controller 3. FUNCTIONAL DESCRIPTION 3.1 Host Interface 'CIRRUS LOGIC word transfers are supported in each of the Bus Slave and DMA Bus Master modes. Figure 3-1 and Figure 3-2 show the signals involved in these trans
|
OCR Scan
|
PDF
|
CL-CD2430/CD2431
CL-CD2430
RS-232
RS-232-C,
CL-CD2430
CL-CD2431
RS-232-C
|
TXM TX 2E
Abstract: COR-5D
Text: CL-CD2430/CD2431 Advanced M ulti-Protocol Communications Controller 2. 'CIRRUS LOGIC REGISTER TABLE Registers in the CL-CD2430/CD2431 are either Global or Per-Channel. The column ‘Address mode’ in the memory map on the following pages defines this attribute for each register. Only one set of Global
|
OCR Scan
|
PDF
|
CL-CD2430/CD2431
CL-CD2430/CD2431
2430ow
TXM TX 2E
COR-5D
|
CD2431
Abstract: No abstract text available
Text: CL-CD2430/CD2431 rClRRUS LOGIC A dvanced M ulti-Protocol Com m unications Controller Before beginning any new design with this device, please contact Cirrus Logic Inc. for the latest errata information. See the back cover of this document for sales office locations and
|
OCR Scan
|
PDF
|
CL-CD2430/CD2431
CL-CD2430ICD2431
CD2431
|
Untitled
Abstract: No abstract text available
Text: CL-CD2430ICD2431 'CIRRUS LOGIC A dvanced M ulti-Protocol Com m unications Controller - ORDERING INFORMATION EXAMPLE CL - CD2430 - 10 PC - A CL - CD2431 - 1 0 Q C - A J t T ~ TTT I Cirrus Logic, Inc. Communications, Data —J
|
OCR Scan
|
PDF
|
CL-CD2430ICD2431
CD2430
CD2431
|
Untitled
Abstract: No abstract text available
Text: CL-CD2430/CD2431 _ _ _ Advanced Multi-Protocol Communications Controller CIRRUS LOGIC -PIN INFORMATION Pin Diagram — CL-CD2430 p . . . T~ ^ 2 . Q Ifl û W Û « ïö lOïoioüo lo X P / C TS 'fO ] 1 TX C O U T/D TR *[0] 1
|
OCR Scan
|
PDF
|
CL-CD2430/CD2431
CL-CD2430
|
RFC-1331
Abstract: CL-CD2431
Text: CL-CD2430ICD2431 DataBook 'CIRRUS LOGIC FEATURES • Four full-duplex multi-protocol channels, each running up to 128 kbits/second ■ Supports async, async-HDLC high-level data link control , and HDLC/SDLC (synchronous data link control) on all channels
|
OCR Scan
|
PDF
|
CL-CD2430ICD2431
CL-CD2430
CL-CD2431
84-pin
CL-CD2401
1287b
RFC-1331
|
CED registers
Abstract: No abstract text available
Text: CL-CD2430/CD2431 — rCiRRUS LOGIC 5. A d v an ced M u lti-P ro to c o l C o m m u n ica tio n s C o n tro ller - PROGRAMMING EXAMPLES This section provides some examples of CL-CD2430 programming. Included are examples of Global and
|
OCR Scan
|
PDF
|
CL-CD2430/CD2431
CL-CD2430
CED registers
|
Untitled
Abstract: No abstract text available
Text: CL-CD2430/CD2431 - -'CIRRUS LOGIC Advanced M ulti-Protocol Communications Controller 6. DETAILED REGISTER DESCRIPTIONS 6.1 G lo b al R eg isters Global Firmware Revision Code Register GFRCR 82 81 B R Firmware Revision Code This register serves two functions in providing the host with information about the CL-CD2430. When the
|
OCR Scan
|
PDF
|
CL-CD2430/CD2431
CL-CD2430.
CL-CD2430
|
Untitled
Abstract: No abstract text available
Text: CL-CD2430/CD2431 - _ rClRRUS LOGIC A d v a n ce d M u lti-P ro to c o l C o m m u n ica tio n s C o n tro lle r - Before beginning any new design with this device, please contact Cirrus Logic Inc. for the
|
OCR Scan
|
PDF
|
CL-CD2430/CD2431
CL-CD2430.
100-Pin
|
a77e
Abstract: No abstract text available
Text: CL-CD2430/CD2431 Advanced Multi-Protocol Communications Controller 4. PROTOCOL PROCESSING 4.1 H D LC P rocessing 4.1.1 FCS Frame Check Sequence The FCS is a 16-bit standard computation as used in HDLC, and defined in ISO 3309. This FCS algo rithm is the same used with the synchronous HDLC
|
OCR Scan
|
PDF
|
CL-CD2430/CD2431
16-bit
CL-CD2430/CD2431.
CL-CD2430
CL-CD2430ICD2431
a77e
|
|
|