ZL30155
Abstract: ZL30142 ZL30143 zl30160 zl30310 IEEE1588 stm 4 muxponder stm 16 muxponder ZL30112 ZL30320
Text: TIMING AND SYNCHRONIZATION PRODUCT CATALOG 1 Line Card Synchronizers Rate Conversion PLLs ZL30110 ZL30112 ZL30113 See Page 4 PDH ZL30106 See Page 2 IEEE 1588/SyncE ZL30316 ZL30320 See Page 2 OTN, SyncE SONET/SDH ZL30155 ZL30160 See Page 2 SyncE SONET/SDH
|
Original
|
ZL30106
1588/SyncE
ZL30316
ZL30320
ZL30155
ZL30160
ZL30131
ZL30132
ZL30145
ZL30146
ZL30142
ZL30143
zl30160
zl30310
IEEE1588
stm 4 muxponder
stm 16 muxponder
ZL30112
ZL30320
|
PDF
|
pal22v10h
Abstract: MM74HC245AWM 96F8740 PCC473BCTND MC68340 PM4314 PM4388 PM6344 PM7364 PM7375
Text: PM4388 TOCTL PRELIMINARY INFORMATION REFERENCE DESIGN PMC-980942 ISSUE 1 CABGA TOCTL WITH FREEDM-32 REFERENCE DESIGN PM4388 CABGA TOCTL WITH FREEDM-32 REFERENCE DESIGN PRELIMINARY INFORMATION ISSUE 1: SEPT 1998 PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
|
Original
|
PM4388
PMC-980942
FREEDM-32
PM4388
FREEDM-32
pal22v10h
MM74HC245AWM
96F8740
PCC473BCTND
MC68340
PM4314
PM6344
PM7364
PM7375
|
PDF
|
A2295
Abstract: capacitive touch controller IC LH7A404-6 AC97 ARM922T ISO7816 LH7A404 sharp lcd panel pinout SMC SD MMC card reader schematic OF IR TOUCH screen
Text: LH7A404 32-Bit System-on-Chip Preliminary Data Sheet FEATURES • PS/2 Keyboard/Mouse Interface KMI • ARM922T Core: – 32-bit ARM9TDMI™ RISC Core (200 MHz) – 16KB Cache: 8KB Instruction Cache and 8KB Data Cache – MMU (Windows CE™ Enabled) • Three Programmable Timers
|
Original
|
LH7A404
32-Bit
ARM922TTM
ISO7816)
11/SD
SMA02004
A2295
capacitive touch controller IC
LH7A404-6
AC97
ARM922T
ISO7816
LH7A404
sharp lcd panel pinout
SMC SD MMC card reader
schematic OF IR TOUCH screen
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MachXO2 Family Data Sheet DS1035 Version 02.2, September 2013 MachXO2 Family Data Sheet Introduction January 2013 Features Data Sheet DS1035 Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks for high-speed I/O interfaces top and bottom sides only
|
Original
|
DS1035
DS1035
0A-13.
|
PDF
|
LCMXO2-256 pinout
Abstract: LCMXO2-2000 pinout
Text: MachXO2 Family Data Sheet DS1035 Version 02.1, June 2013 MachXO2 Family Data Sheet Introduction January 2013 Features Data Sheet DS1035 Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks for high-speed I/O interfaces top and bottom sides only
|
Original
|
DS1035
DS1035
MachXO2-4000HE
LCMXO2-256 pinout
LCMXO2-2000 pinout
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MachXO Family Data Sheet DS1002 Version 03.0, June 2013 MachXO Family Data Sheet Introduction June 2013 Data Sheet DS1002 Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: LVCMOS 3.3/2.5/1.8/1.5/1.2 LVTTL
|
Original
|
DS1002
DS1002
256-pin
MachXO1200
MachXO2280
|
PDF
|
machxo3
Abstract: No abstract text available
Text: MachXO3L Family Data Sheet Advance DS1047 Version 00.3, May 2014 MachXO3L Family Data Sheet Introduction May 2014 Advance Data Sheet DS1047 Features Solutions • Smallest footprint, lowest power, high data throughput bridging solutions for mobile applications
|
Original
|
DS1047
DS1047
WLCSP81,
CABGA324,
CABGA400
WLCSP49,
machxo3
|
PDF
|
LCMXO2-256 pinout
Abstract: No abstract text available
Text: MachXO2 Family Data Sheet Preliminary DS1035 Version 01.2, April 2011 MachXO2 Family Data Sheet Introduction April 2011 Features Preliminary Data Sheet DS1035 Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks for high-speed I/O
|
Original
|
DS1035
DS1035
LCMXO2-256 pinout
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MachXO2 Family Data Sheet DS1035 Version 2.5, May 2014 MachXO2 Family Data Sheet Introduction February 2014 Features Data Sheet DS1035 Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks for high-speed I/O interfaces top and bottom sides only
|
Original
|
DS1035
DS1035
XO2-2000
LCMXO2-2000ZE-1UWG49CTR
LCMXO2-2000ZE-1UWG49ITR
|
PDF
|
LCMXO256C-3MN100C
Abstract: LCMXO2280C-3FTN256I lcmxo1200c-3bn256c FTBGA LCMXO2280E-4M132I CABGA FTBGA 256 lattice machxo lcmxo1200c-3tn144c LCMXO1200C-4TN144C LCMXO640
Text: MachXO Family Data Sheet DS1002 Version 02.8, June 2009 MachXO Family Data Sheet Introduction June 2009 Data Sheet DS1002 • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2 − LVTTL
|
Original
|
DS1002
DS1002
256-pin
LCMXO256C-3MN100C
LCMXO2280C-3FTN256I
lcmxo1200c-3bn256c
FTBGA
LCMXO2280E-4M132I
CABGA
FTBGA 256
lattice machxo lcmxo1200c-3tn144c
LCMXO1200C-4TN144C
LCMXO640
|
PDF
|
LCMXO2280
Abstract: LCMXO2280C-3FTN324C LCMXO640C-3FT256C FTBGA LCMXO2280C-3FTN256I LCMXO2280C-4FTN324C LCMXO640C-3T100C LCMXO1200 LCMXO256 LCMXO640
Text: MachXO Family Data Sheet DS1002 Version 02.9, July 2010 MachXO Family Data Sheet Introduction June 2009 Data Sheet DS1002 Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: LVCMOS 3.3/2.5/1.8/1.5/1.2 LVTTL
|
Original
|
DS1002
DS1002
100ns)
256-pin
LCMXO2280
LCMXO2280C-3FTN324C
LCMXO640C-3FT256C
FTBGA
LCMXO2280C-3FTN256I
LCMXO2280C-4FTN324C
LCMXO640C-3T100C
LCMXO1200
LCMXO256
LCMXO640
|
PDF
|
MACHXO2 7000 pinout
Abstract: MachXO2-4000
Text: MachXO2 Family Data Sheet DS1035 Version 02.3, December 2013 MachXO2 Family Data Sheet Introduction January 2013 Features Data Sheet DS1035 Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks for high-speed I/O interfaces top and bottom sides only
|
Original
|
DS1035
DS1035
0A-13.
MACHXO2 7000 pinout
MachXO2-4000
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MachXO2 Family Data Sheet DS1035 Version 02.1, June 2013 MachXO2 Family Data Sheet Introduction January 2013 Features Data Sheet DS1035 Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks for high-speed I/O interfaces top and bottom sides only
|
Original
|
DS1035
DS1035
MachXO2-4000HE
|
PDF
|
CABGA
Abstract: fpga JTAG Programmer Schematics AT17 AT40K AT94K AT94S AT94S05AL AT94S10AL AT94S40AL C16107
Text: Features • Multichip Module Containing Field Programmable System Level Integrated Circuit • • • • • • • • • • • • • • • • • FPSLIC and Secure Configuration EEPROM Memory 512 Kbits to 1 Mbit of Configuration Memory with Security Protection and In-System
|
Original
|
AT40K
2314D
CABGA
fpga JTAG Programmer Schematics
AT17
AT94K
AT94S
AT94S05AL
AT94S10AL
AT94S40AL
C16107
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: MachXO2 Family Data Sheet DS1035 Version 02.4, February 2014 MachXO2 Family Data Sheet Introduction February 2014 Features Data Sheet DS1035 Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks for high-speed I/O interfaces top and bottom sides only
|
Original
|
DS1035
DS1035
XO2-2000
LCMXO2-2000ZE-1UWG49CTR
LCMXO2-2000ZE-1UWG49ITR
|
PDF
|
lcmxo2-1200
Abstract: LCMXO2-2000 LCMXO2-256 LCMXO2-4000 LCMXO2-640 LCMXO2-256HC-4TG100I LCMXO2-7000 MACHXO2 7000 pinout file MachXO2-1200 LCMXO2-2000HC-4BG256C
Text: MachXO2 Family Data Sheet Advance DS1035 Version 01.0, November 2010 MachXO2 Family Data Sheet Introduction November 2010 Features Advance Data Sheet DS1035 Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks per edge for high-speed
|
Original
|
DS1035
DS1035
lcmxo2-1200
LCMXO2-2000
LCMXO2-256
LCMXO2-4000
LCMXO2-640
LCMXO2-256HC-4TG100I
LCMXO2-7000
MACHXO2 7000 pinout file
MachXO2-1200
LCMXO2-2000HC-4BG256C
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MachXO Family Data Sheet DS1002 Version 03.0, June 2013 MachXO Family Data Sheet Introduction November 2012 Data Sheet DS1002 Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: LVCMOS 3.3/2.5/1.8/1.5/1.2
|
Original
|
DS1002
DS1002
256-pin
MachXO1200
MachXO2280
|
PDF
|
2032VE
Abstract: 2032VE-180LT44 2032ve-110lt48 2032ve180lt44i 2032VE-110LT44 2032ve-110lb49
Text: ispLSI 2032VE Device Datasheet June 2010 Select Devices Discontinued! Product Change Notification PCN #09-10 has been issued to discontinue select devices in this data sheet. The original datasheet pages have not been modified and do not reflect those changes.
|
Original
|
2032VE
2032VE
2032VE-110LJ44
2032VE-135LJ44
2032VE-180LJ44
2032VE-225LJ44
2032VE-110LT44
2032VE-135LT44
2032VE-180LT44
2032VE-225LT44
2032VE-180LT44
2032ve-110lt48
2032ve180lt44i
2032VE-110LT44
2032ve-110lb49
|
PDF
|
LH7A400
Abstract: AC97 ARM922T ISO7816
Text: LH7A400 32-Bit System-on-Chip Preliminary Data Sheet FEATURES • Three Programmable Timers • ARM922T Core: – 32-bit ARM9TDMI™ RISC Core – 16KB Cache: 8KB Instruction Cache and 8KB Data Cache – MMU Windows CE Enabled • Three UARTs – Classic IrDA (115 kbit/s)
|
Original
|
LH7A400
32-Bit
ARM922TTM
ISO7816)
SMA01012
LH7A400
AC97
ARM922T
ISO7816
|
PDF
|
2032VE
Abstract: 2032VL
Text: ispLSI 2032VL 2.5V In-System Programmable SuperFAST High Density PLD Functional Block Diagram Global Routing Pool GRP Input Bus Output Routing Pool (ORP) A0 A1 A2 D Q GLB Logic Array A7 A6 D Q D Q A5 D Q A3 Input Bus • SuperFAST HIGH DENSITY IN-SYSTEM
|
Original
|
2032VL
2032VE
2032VL-180LT48
2032VL-180LJ44
2032VL-180LB49
48-Pin
44-Pin
49-Ball
2032VL-135LT44
2032VL
|
PDF
|
M2P diode
Abstract: AC97 ARM922T ISO7816 LH7A404 SMC SD MMC card reader
Text: LH7A404 32-Bit System-on-Chip Data Sheet FEATURES • PS/2 Keyboard/Mouse Interface KMI • ARM922T Core: – 32-bit ARM9TDMI™ RISC Core (200 MHz) – 16KB Cache: 8KB Instruction Cache and 8KB Data Cache – MMU (Windows CE™ Enabled) • Three Programmable Timers
|
Original
|
LH7A404
32-Bit
ARM922TTM
ISO7816)
11/SD
SMA02004
M2P diode
AC97
ARM922T
ISO7816
LH7A404
SMC SD MMC card reader
|
PDF
|
DAEWON JEDEC TRAY 10 X 10
Abstract: DAEWON JEDEC TRAY DAEWON tray drawing JEDEC tray standard 17 x 17 TRAY JEDEC DAEWON DAEWON JEDEC TRAY CABGA 7 X 7 JEDEC TRAY 10 X 10
Text: 06/09/8000 SA CHUNG • 322.6 - -6.35 SEE DETAIL 'D' V A C U U M PICKUP CELLS 14 PLACES (IE CENTER CELLS, 2 SIDE CELI ■0.20 A Xd -7.62 V BUMPS \17 PLACES 0IO.2O®IAIZ®I - 132.08- +0.25 -0.13 ♦ +H+0 * +0.25 -0.13 - 132.59- - XaESAlrií5,9 010.20®! Al Z ®
|
OCR Scan
|
JCL-6575-0
DAEWON JEDEC TRAY 10 X 10
DAEWON JEDEC TRAY
DAEWON tray drawing
JEDEC tray standard 17 x 17
TRAY JEDEC
DAEWON
DAEWON JEDEC TRAY CABGA 7 X 7
JEDEC TRAY 10 X 10
|
PDF
|
DAEWON JEDEC TRAY
Abstract: DAEWON JEDEC TRAY 10 X 10 JEDEC tray standard 17 x 17 JEDEC tray standard 13 jedec tray scale TRAY DAEWON MPSU DAEWON JEDEC TRAY CABGA 7 X 7 JEDEC TRAY 10 X 10
Text: 06/09/8000 SA CHUNG • 3 2 2 .6 - -6.35 SEE DETAIL 'D' VACUUM PICKUP C E L L S 14 P L A C E S (IE CENTER CELLS, 2 SIDE CELI ■0.20 A Xd -7.62 V BUMPS \17 P L A C E S 0IO.2O®IAIZ®I - 132.08- +0.25 -0.13 ♦ +H+0 * +0.25 -0.13 - 132.59- - XaESAlrií5,9
|
OCR Scan
|
|
PDF
|
DAEWON tray drawing
Abstract: IL110 daewon tray 12C05 daewoo tray
Text: DUTUL DOT KAVMG DATE APPROVED 13/17/20« SA CHJNG 6 .3 5 SEE D ETA IL 'D ' 10.20 M l A l Z 1 7 ,6 2 m 92.1 SECTI DN ' X - X * SECTI DN *Y-Y* TRAY STACKING D E TA I L SCALE i 3/1 12.7 S E E D E TA IL ' F ' ( S E E SHT.#2> C H A M FE R 3 .0 X 4 5\M + 3 A 1 C 6
|
OCR Scan
|
|
PDF
|