Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    BMS 13-48 TYPE 10 CLASS 1 CABLE Search Results

    BMS 13-48 TYPE 10 CLASS 1 CABLE Result Highlights (6)

    Part ECAD Model Manufacturer Description Download Buy
    CO-059FTYPEMM-050 Amphenol Cables on Demand Amphenol CO-059FTYPEMM-050 F-Type Coax Cable - RG59 75 Ohm Coaxial Cable - Type F Male / Type F Male (TV/CABLE/SATELLITE) 50 ft Datasheet
    CO-059FTYPEMM-006 Amphenol Cables on Demand Amphenol CO-059FTYPEMM-006 F-Type Coax Cable - RG59 75 Ohm Coaxial Cable - Type F Male / Type F Male (TV/CABLE/SATELLITE) 6 ft Datasheet
    CO-059FTYPEMM-010 Amphenol Cables on Demand Amphenol CO-059FTYPEMM-010 F-Type Coax Cable - RG59 75 Ohm Coaxial Cable - Type F Male / Type F Male (TV/CABLE/SATELLITE) 10 ft Datasheet
    CO-059FTYPEMM-025 Amphenol Cables on Demand Amphenol CO-059FTYPEMM-025 F-Type Coax Cable - RG59 75 Ohm Coaxial Cable - Type F Male / Type F Male (TV/CABLE/SATELLITE) 25 ft Datasheet
    CO-059FTYPEMM-003 Amphenol Cables on Demand Amphenol CO-059FTYPEMM-003 F-Type Coax Cable - RG59 75 Ohm Coaxial Cable - Type F Male / Type F Male (TV/CABLE/SATELLITE) 3 ft Datasheet
    CO-058NTYPEMM-015 Amphenol Cables on Demand Amphenol CO-058NTYPEMM-015 Type N Male to Type N Male (RG58) 50 Ohm Coaxial Cable Assembly 15 ft Datasheet

    BMS 13-48 TYPE 10 CLASS 1 CABLE Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    gsm based digital notice board using led matrix 5

    Abstract: gsm based digital notice board using led matrix ETC 9668 RX ericsson single line module 900 GSM ericsson all equipment abbreviation telecommunications GR47 GSM module gm47 Ericsson Base Station DC 1800 GSM module gr47 Sony GM47
    Text: GR 47/GR 48 Technical Description CE The product described in this manual conforms to the Radio Equipment and Telecommunication Terminal Equipment R&TTE directive 99/5/EC with requirements covering EMC directive 89/336/EEC and Low Voltage directive 73/23/EEC. The product fulfils the requirements according to 3GPP TS 51.010-1,


    Original     		PDF 47/GR 99/5/EC 89/336/EEC 73/23/EEC. EN60950. GR47/GR48 gsm based digital notice board using led matrix 5 gsm based digital notice board using led matrix ETC 9668 RX ericsson single line module 900 GSM ericsson all equipment abbreviation telecommunications GR47 GSM module gm47 Ericsson Base Station DC 1800 GSM module gr47 Sony GM47

    1669M-96

    Abstract: B9106 en 60721-3-3 1/takamisawa RELAYS jy 110
    Text: The Power in Electrical Safety Main Catalogue Edition 1/2014 BENDER Group Main Catalogue Edition 1/2014 Subject to change! – Bender GmbH & Co. KG, Germany The catalogue and the articles and illustrations which it contains are protected by copyright. Distribution, translation, microfilming and storing in electronic systems, particularly for commercial purposes, are not permitted without prior permission from the author. We accept no liability


    Original     		PDF D-35305 D-35301 807-es 1669M-96 B9106 en 60721-3-3 1/takamisawa RELAYS jy 110

    IRDH275

    Abstract: TBP103005 IRDH575
    Text: TM The Power in Electrical Safety North American Product Catalog, 2013 Edition 1 BENDER Group North American Product Catalog 2013 Edition 1 USA: Bender Inc. 700 Fox Chase Coatesville, PA 19320 Tel. 800.356.4266 / 610.383.9200 Fax 610.383.7100 E mail: info@bender.org


    Original     		PDF ZT1590 ZT1590RS ZT1591 ZT1591RS ZT1594RS NAE4003010 IRDH275 TBP103005 IRDH575

    Untitled

    Abstract: No abstract text available
    Text: Quad-SHARC DSP Multiprocessor Family AD14060/AD14060L PERFORMANCE FEATURES CS TIMEXP LINK 1 LINK 3 LINK 4 IRQ2–0 FLAG2, 0 CPA SPORT 1 SPORT 0 TCK, TMS, TRST FLAG1 FLAG3 TDO LINK 0 LINK 2 LINK 5 TDI SHARC_B EBOOT, LBOOT, BMS EMU CLKIN RESET SPORT 0 TCK, TMS, TRST


    Original     		PDF AD14060/AD14060L ADDR31â DATA47â 308-Lead QS-308) AD14060BF-4 AD14060LBF-4 C00667â

    AD14060

    Abstract: ad14060lbf AD14060L ADSP-21060 lA1d ms2107 ADSP-20160 22760a
    Text: Quad-SHARC DSP Multiprocessor Family AD14060/AD14060L CS TIMEXP LINK 1 LINK 3 LINK 4 IRQ2–0 FLAG2, 0 CPA SPORT 1 SPORT 0 TCK, TMS, TRST FLAG1 FLAG3 TDO LINK 0 LINK 2 LINK 5 TDI SHARC_B EBOOT, LBOOT, BMS EMU CLKIN RESET SPORT 0 TCK, TMS, TRST FLAG1 FLAG3


    Original     		PDF AD14060/AD14060L ADDR31 DATA47 308-Lead QS-308) AD14060BF-4 AD14060LBF-4 C00667 AD14060 ad14060lbf AD14060L ADSP-21060 lA1d ms2107 ADSP-20160 22760a

    Untitled

    Abstract: No abstract text available
    Text: SHARC Processor SUMMARY KEY FEATURES—PROCESSOR CORE High performance signal processor for communications, graphics and imaging applications Super Harvard Architecture 4 independent buses for dual data fetch, instruction fetch,


    Original     		PDF 1062/ADSP-21062L/ADSP-21060C/ADSP-21060LC 32-bit 240-lead 225-ball

    Untitled

    Abstract: No abstract text available
    Text: SHARC Processor SUMMARY KEY FEATURES—PROCESSOR CORE High performance signal processor for communications, graphics and imaging applications Super Harvard Architecture 4 independent buses for dual data fetch, instruction fetch,


    Original     		PDF 1062/ADSP-21062L/ADSP-21060C/ADSP-21060LC 32-bit 240-lead 225-ball execut240-2 SP-240-2

    Untitled

    Abstract: No abstract text available
    Text: a Commercial Grade SHARC Family DSP Microcomputer ADSP-21061/ADSP-21061L SUMMARY High performance signal processor for communications, graphics, and imaging applications Super Harvard Architecture Four independent buses for dual data fetch, instruction fetch, and nonintrusive I/O


    Original     		PDF ADSP-21061/ADSP-21061L 32-bit 240-Lead 225-Ball

    ADSP 21 XXX Sharc processor

    Abstract: ADSP-21060 reference manual Analog devices marking Information 74 HTC 00 ADSP filter algorithm implementation ADSP-21062KSZ-133 outline of the heat slug for JEDEC SHARC 21060 ADSP-21060 ADSP-21060C
    Text: SHARC Processor SUMMARY KEY FEATURES—PROCESSOR CORE High performance signal processor for communications, graphics and imaging applications Super Harvard Architecture 4 independent buses for dual data fetch, instruction fetch,


    Original     		PDF 1062/ADSP-21062L/ADSP-21060C/ADSP-21060LC 32-bit 240-lead 225-ball SP-240-2 B-225-2 ADSP 21 XXX Sharc processor ADSP-21060 reference manual Analog devices marking Information 74 HTC 00 ADSP filter algorithm implementation ADSP-21062KSZ-133 outline of the heat slug for JEDEC SHARC 21060 ADSP-21060 ADSP-21060C

    ADSP-21061LKSZ

    Abstract: sad diode marking b12 RPBA 01 marking c08 ADSP-21000 ADSP-21060 ADSP-21061 ADSP-21061L ADSP-21062 Marking Code h06
    Text: a Commercial Grade SHARC Family DSP Microcomputer ADSP-21061/ADSP-21061L SUMMARY High performance signal processor for communications, graphics, and imaging applications Super Harvard Architecture Four independent buses for dual data fetch, instruction fetch, and nonintrusive I/O


    Original     		PDF ADSP-21061/ADSP-21061L 32-bit 240-Lead 225-Ball ADSP-21061LKSZ sad diode marking b12 RPBA 01 marking c08 ADSP-21000 ADSP-21060 ADSP-21061 ADSP-21061L ADSP-21062 Marking Code h06

    001C

    Abstract: AD1847 ADSP-2100 ADSP-2181 ADSP2183 ADSP-2183
    Text: a FEATURES PERFORMANCE 19 ns Instruction Cycle Time from 26.32 MHz Crystal @ 3.3 Volts 52 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions


    Original     		PDF ADSP-2100 ADSP-2183KST-115 ADSP-2183BST-115 ADSP-2183KST-133 ADSP-2183BST-133 ADSP-2183KST-160 ADSP-2183BST-160 ADSP-2183KST-210 128-Lead 001C AD1847 ADSP-2181 ADSP2183 ADSP-2183

    ST EZ 728

    Abstract: ADSP-2181 "analog devices" adsp 2181 and application notes "analog devices" adsp 2181 and byte DMA 2 way splitter, circuit diagram ADSP-2181 ez-kit free software adsp-2181kst, ad1847 DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER SRAM-16K AD1847
    Text: a FEATURES PERFORMANCE 30 ns Instruction Cycle Time @ 5.0 Volts 33 MIPS Sustained Performance 34.7 ns Instruction Cycle Time @ 3.3 Volts Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle


    Original     		PDF ADSP-2100 Multipli1KS-115 ADSP-2181BS-115 ADSP-2181KST-133 ADSP-2181BST-133 ADSP-2181KS-133 ADSP-2181BS-133 128-Lead ST EZ 728 ADSP-2181 "analog devices" adsp 2181 and application notes "analog devices" adsp 2181 and byte DMA 2 way splitter, circuit diagram ADSP-2181 ez-kit free software adsp-2181kst, ad1847 DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER SRAM-16K AD1847

    THx 208

    Abstract: THX 201 thx 203 THX 202 pin diagram 4.1 home theater ic super harvard architecture block diagram THx 206 2.1 to 5.1 home theatre circuit diagram 5.1 home theatre circuit diagram THx 202 pin configuration
    Text: a High End, Multichannel, 32-Bit Floating-Point Audio Processor SST-Melody -SHARC FEATURES Super Harvard Architecture Computer SHARC 4 Independent Buses for Dual Data, Instruction, and I/O Fetch on a Single Cycle 32-Bit Fixed-Point Arithmetic; 32-Bit and 40-Bit FloatingPoint Arithmetic


    Original     		PDF 32-Bit 40-Bit 32-Bit S-208-2) MS-029, C03052 THx 208 THX 201 thx 203 THX 202 pin diagram 4.1 home theater ic super harvard architecture block diagram THx 206 2.1 to 5.1 home theatre circuit diagram 5.1 home theatre circuit diagram THx 202 pin configuration

    ADSP 21 XXX Sharc processor

    Abstract: No abstract text available
    Text: a Commercial Grade SHARC DSP Microcomputer ADSP-21061/ADSP-21061L SUMMARY High performance signal processor for communications, graphics, and imaging applications Super Harvard Architecture Four independent buses for dual data fetch, instruction fetch, and nonintrusive I/O


    Original     		PDF 32-bit ADSP-21061/ADSP-21061L 40-bit SP-240-2 ADSP 21 XXX Sharc processor

    00FF

    Abstract: ADSP-21000 ADSP-21020 ADSP-21060 ADSP-21061 ADSP-21062
    Text: ADSP-21061 SHARC Preliminary Data Sheet October 1996 For current information contact Analog Devices at 617 461-3881 ADSP-21060/62 SHARC ADSP-21061 ADSP-21061 Super Harvard SHARC Architecture Computer PreliminaryData Information Preliminary Sheet SUMMARY


    Original     		PDF ADSP-21061 ADSP-21060/62 ADSP-21061 32-Bit ADSP-21061KS-133x ADSP-21061KS-160x C2216 240-lead 00FF ADSP-21000 ADSP-21020 ADSP-21060 ADSP-21062

    ADSP 21 XXX Sharc processor

    Abstract: ADSP-21060 reference manual tms 1601 ADSP-21060 ADSP-21062 sharc iir filter SP-240-2 code marking h06 ADSP-21060 REV E M1543
    Text: a SHARC Processor SUMMARY KEY FEATURES—PROCESSOR CORE High performance signal processor for communications, graphics and imaging applications Super Harvard Architecture Four independent buses for dual data fetch, instruction


    Original     		PDF 1062/ADSP-21062L/ADSP-21060C/ADSP-21060LC 32-Bit 240-lead 225-ball D00167-0-11/07 ADSP 21 XXX Sharc processor ADSP-21060 reference manual tms 1601 ADSP-21060 ADSP-21062 sharc iir filter SP-240-2 code marking h06 ADSP-21060 REV E M1543

    TCA 875

    Abstract: TCA600 ADSP-21060 ADSP-21060C ADSP-21060L ADSP-21060LC ADSP-21062 ADSP-21062L VIH22
    Text: SHARC Processor SUMMARY KEY FEATURES—PROCESSOR CORE High performance signal processor for communications, graphics and imaging applications Super Harvard Architecture 4 independent buses for dual data fetch, instruction fetch,


    Original     		PDF 1062/ADSP-21062L/ADSP-21060C/ADSP-21060LC 32-bit 240-lead 225-ball QS-240-1B, QS-240-2B) TCA 875 TCA600 ADSP-21060 ADSP-21060C ADSP-21060L ADSP-21060LC ADSP-21062 ADSP-21062L VIH22

    Untitled

    Abstract: No abstract text available
    Text: SHARC Digital Signal Processor ADSP-21160M/ADSP-21160N SUMMARY FEATURES High performance 32-bit DSP—applications in audio, medical, military, graphics, imaging, and communication Super Harvard architecture—4 independent buses for dual data fetch, instruction fetch, and nonintrusive, zero-overhead I/O


    Original     		PDF ADSP-21160M/ADSP-21160N 32-bit ADSP-2106x 400-Ball

    ADSP-2181

    Abstract: CL 2181 adsp-2181kst, ad1847 001C AD1847 ADSP-2100 ADSP2181 oscillator 20.00 Mhz 4 pin CMS adsp-2181ks-133 D1897
    Text: a FEATURES PERFORMANCE 25 ns Instruction Cycle Time from 20 MHz Crystal @ 5.0 Volts 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions


    Original     		PDF ADSP-2100 BarST-115 ADSP-2181KS-115 ADSP-2181BS-115 ADSP-2181KST-133 ADSP-2181BST-133 ADSP-2181KS-133 ADSP-2181BS-133 ADSP-2181KST-160 ADSP-2181KS-160 ADSP-2181 CL 2181 adsp-2181kst, ad1847 001C AD1847 ADSP2181 oscillator 20.00 Mhz 4 pin CMS adsp-2181ks-133 D1897

    C3174

    Abstract: McKenzie transistor c3174 ADSP2187L ADSP-2187L AD1847 ADSP-2100 ADSP-2181 8K24
    Text: a FEATURES PERFORMANCE 19 ns Instruction Cycle Time @ 3.3 Volts, 52 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions


    Original     		PDF ADSP-2100 Two27) ADSP-2187LKST-160 ADSP-2187LBST-160 ADSP-2187LKST-210 ADSP-2187LBST-210 100-Lead C3174 McKenzie transistor c3174 ADSP2187L ADSP-2187L AD1847 ADSP-2181 8K24

    CL 2181

    Abstract: ADSP-2181BS-160 ADSP-2181 PQFP-128 footprint 001C AD1847 ADSP-2100 ADSP2181 ADSP-2181 ez-kit program ADSP-2181KS160
    Text: a FEATURES PERFORMANCE 25 ns Instruction Cycle Time from 20 MHz Crystal @ 5.0 Volts 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions


    Original     		PDF ADSP-2100 Bar2181BS-133 ADSP-2181KST-160 ADSP-2181BST-160 ADSP-2181KS-160 ADSP-2181BS-160 128-Lead CL 2181 ADSP-2181BS-160 ADSP-2181 PQFP-128 footprint 001C AD1847 ADSP2181 ADSP-2181 ez-kit program ADSP-2181KS160

    AD1847

    Abstract: ADSP-2100 ADSP-2181 ADSP2185L ADSP-2185L
    Text: a FEATURES PERFORMANCE 19 ns Instruction Cycle Time @ 3.3 Volts, 52 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions


    Original     		PDF ADSP-2100 ADSP-2185LKST-115 ADSP-2185LBST-115 ADSP-2185LKST-133 ADSP-2185LBST-133 ADSP-2185LBST-160 ADSP-2185LKST-210 ADSP-2185LBST-210 100-Lead AD1847 ADSP-2181 ADSP2185L ADSP-2185L

    PQFP-128 footprint

    Abstract: EMS A100 circuit CL 2181 ADSP-2181
    Text: BACK ADSST – MPEG – 10XX Analog Devices can supply a software library which performs real time MPEG1 audio encoding for layer 1 and 2 on the ADSP2181. Please contact Kudos for full information on this package. The full ADSP2181 data sheet starts on the next


    Original     		PDF ADSP2181. ADSP2181 ADSP-2100 128-Lead PQFP-128 footprint EMS A100 circuit CL 2181 ADSP-2181

    strain guage

    Abstract: C3189 4 bit barrel shifter circuit for left shift dsp 32 c processor adsp 218x user manual AD1847 ADSP-2100 ADSP-2181 ADSP2185L ADSP-2185L
    Text: a FEATURES PERFORMANCE 19 ns Instruction Cycle Time @ 3.3 Volts, 52 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions


    Original     		PDF ADSP-2100 ADSP-2185LKST-115 ADSP-2185LBST-115 ADSP-2185LKST-133 ADSP-2185LBST-133 ADSP-2185LBST-160 ADSP-2185LKST-210 ADSP-2185LBST-210 100-Lead strain guage C3189 4 bit barrel shifter circuit for left shift dsp 32 c processor adsp 218x user manual AD1847 ADSP-2181 ADSP2185L ADSP-2185L