ak36
Abstract: AR33 426 b34 AD38 AG39 ak38 an17 c33 AP 309 AU35 AB34
Text: PA-IPGA447-01 Map 1 24 47 70 93 115 137 159 178 192207222237252267281295317339361383405427 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 B A D C F E H G K J M L P N T R V U Y AB AD AF AH AK AM AP AT AV
|
Original
|
PA-IPGA447-01
ak36
AR33
426 b34
AD38
AG39
ak38
an17 c33
AP 309
AU35
AB34
|
PDF
|
E43F2
Abstract: AG41 AU31 ST BB6 AH42 H42 m7 C37-C39 g18 t40 C1594 AY36
Text: Ironwood Electronics, Inc. PO Box 21151 • St. Paul, MN 55121 • 651 452-8100 • Fax (651) 452-8400 PA-IPGA503-01, or C1594 Map Rev D PGA Base 1 A B 2 3 4 5 6 1 5 7 9 3 7 8 11 13 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 15 17 19 21 23 25 27 29 31
|
Original
|
PA-IPGA503-01,
C1594
E43F2
AG41
AU31
ST BB6
AH42
H42 m7
C37-C39
g18 t40
AY36
|
PDF
|
AG29
Abstract: AK17 ae31 AF29 AJ24 B34 AJ14 AJ28 AH36 AJ27 AF31
Text: XC4085XL Pinout Table March 30, 1998 Version 1.0 4* Product Specification Pin Locations for XC4085XL Devices XC4085XL Pad Name VCC I/O (A8) I/O (A9) I/O I/O I/O I/O GND I/O (A19) I/O (A18) I/O I/O I/O (A10) I/O (A11) VCC GND I/O I/O I/O I/O I/O I/O I/O
|
Original
|
XC4085XL
XC4085XL
BG432
BG560
PG559
AG29
AK17
ae31
AF29
AJ24 B34
AJ14
AJ28
AH36
AJ27
AF31
|
PDF
|
CS5323demo
Abstract: BAT54 BAT54LT1 CS5301 CS5323 NCP5351 NTD4302 atx 300 power supply schematic PGA423 SOCKET au19
Text: CS5323DEMO/D Demonstration Note for CS5323 12 V to 1.45 V, 65 A Three–Phase Synchronous Buck Converter Demonstration Board for Pentium 4 Processors http://onsemi.com DEMONSTRATION NOTE • • • • Features • Three–Phase Architecture • Lossless Active Current Sharing
|
Original
|
CS5323DEMO/D
CS5323
CS5323
r14525
CS5323demo
BAT54
BAT54LT1
CS5301
NCP5351
NTD4302
atx 300 power supply schematic
PGA423 SOCKET
au19
|
PDF
|
AU13
Abstract: sanyo c35 C3843 ak36 diode ak38 ECUV1H471KBN 16SP270M BAT54S CS5301 TP20
Text: CS5301DEMO/D Demonstration Note for CS5301 12 V to 1.45 V, 60 A Three–Phase Synchronous Buck Converter Demonstration Board for Northwood Processor http://onsemi.com DEMONSTRATION NOTE • • • • • Features • 1″ x 4.5″ Footprint • Three–Phase Architecture
|
Original
|
CS5301DEMO/D
CS5301
CS5301
r14525
AU13
sanyo c35
C3843
ak36
diode ak38
ECUV1H471KBN
16SP270M
BAT54S
TP20
|
PDF
|
BC25 327
Abstract: AF3 din 74 j29 p190 U28 726 IO464 BC25 328 547 B34 R3E28 AH36 AE31
Text: XC4000XLA/XV Field Programmable Gate Arrays January 28, 1999 Version 1.0 0* R XC4000XLA/XV Field Programmable Gate Arrays XC4000XV Family Field Programmable Gate Arrays Package Pinouts XC40110XV Pinout Table XC40110XV Pinout Table (Continued) XC40110XV Pinout Table
|
Original
|
XC4000XLA/XV
XC4000XV
XC40110XV
HQ240
BG352
BG432
BG560
BC25 327
AF3 din 74
j29 p190
U28 726
IO464
BC25 328
547 B34
R3E28
AH36
AE31
|
PDF
|
BC25 327
Abstract: din 74 AM4 AY42 U28 726 T28V1 AK29 AF-40 AB29 ak38 AG31
Text: XC4000XLA/XV Field Programmable Gate Arrays January 28, 1999 Version 1.0 0* R XC4000XLA/XV Field Programmable Gate Arrays XC4000XV Family Field Programmable Gate Arrays Package Pinouts XC40110XV Pinout Table XC40110XV Pinout Table (Continued) XC40110XV Pinout Table
|
Original
|
XC4000XLA/XV
XC4000XV
XC40110XV
HQ240
BG352
BG432
BG560
B2928
BC25 327
din 74 AM4
AY42
U28 726
T28V1
AK29
AF-40
AB29
ak38
AG31
|
PDF
|
intel g41 crb
Abstract: AJ33 AJ34 AJ35 AJ36 AJ37 AJ38 AJ39 AJ40 AJ41 AJ42 schematic intel g41 g31 crb socket am3 pinout g41 crb MOSFET BA7 intel G41 MOTHERBOARD crb LGA1366 ISL6334EVAL1Z
Text: Technical Brief 486 ISL6334EVAL1Z User Guide Board Specifications 1. Intel VR11.1 compliant. 2. 4-Phase, 130W, 400kHz, Load Line = 0.8mΩ. 3. Socket: LGA1366, die sensing, can be configured for motherboard sensing. 4. 6 Layer Board: Top/Bottom - 0.5oz plated, 1.5oz
|
Original
|
ISL6334EVAL1Z
400kHz,
LGA1366,
ISL6612A,
ISL6622)
ISL6596/ISL6620)
TB486
intel g41 crb
AJ33 AJ34 AJ35 AJ36 AJ37 AJ38 AJ39 AJ40 AJ41 AJ42
schematic intel g41
g31 crb
socket am3 pinout
g41 crb
MOSFET BA7
intel G41 MOTHERBOARD crb
LGA1366
|
PDF
|
V4FX60
Abstract: ML424 ML421 V4FX20 MPA06 ML423 F1 J37 J119 RocketIO j131
Text: ML42x User Guide Virtex-4 FX FPGA RocketIO Characterization Platform UG087 v1.3 May 30, 2008 R P/N 0402349-02 R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
ML42x
UG087
MPD00
MPD01
MPD02
MPD03
MPD04
MPD05
MPD06
MPD07
V4FX60
ML424
ML421
V4FX20
MPA06
ML423
F1 J37
J119
RocketIO
j131
|
PDF
|
AF2.5 din 74
Abstract: P181 Japan K2808 634 p181 715 P181 K1805 J29 P190 xc4005e-TQ144 499 P44 20 g8 p281
Text: XC4000E and XC4000X Series Field Programmable Gate Arrays November 10, 1997 Version 1.4 4 Device-Specific Pinout Tables Device-specific tables include all packages for each XC4000 and XC4000X Series device. They follow the pad locations around the die, and include boundary scan register locations.
|
Original
|
XC4000E
XC4000X
XC4000
XC4003E
XC4003E
AF2.5 din 74
P181 Japan
K2808
634 p181
715 P181
K1805
J29 P190
xc4005e-TQ144
499 P44 20
g8 p281
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Product Obsolete/Under Obsolescence R XC4000E and XC4000X Series Field Programmable Gate Arrays Device-Specific Pinout Tables Device-specific tables include all packages for each XC4000 and XC4000X Series device. They follow the pad locations around the die, and include boundary scan register locations.
|
Original
|
XC4000E
XC4000X
XC4000
XC4002XL
XC4002XL
BG256
|
PDF
|
AF2.5 din 74
Abstract: P83 T15 J955 XC4028EX pinout 61.35 9 257 J29 P190 transistor p98 PC84 PG120 VQ100
Text: R XC4000E and XC4000X Series Field Programmable Gate Arrays Device-Specific Pinout Tables Device-specific tables include all packages for each XC4000 and XC4000X Series device. They follow the pad locations around the die, and include boundary scan register locations.
|
Original
|
XC4000E
XC4000X
XC4000
XC4002XL
XC4002XL
DS006
AF2.5 din 74
P83 T15
J955
XC4028EX pinout
61.35 9 257
J29 P190
transistor p98
PC84
PG120
VQ100
|
PDF
|
XQR5VFX130
Abstract: CF1752 XQR5V DIODE BA40 BA5 marking AJ-42 diode Aa42 FF1738 AJ3125 FP1760
Text: Virtex-5QV FPGA Packaging and Pinout Advance Specification Second Quarter 2009 [optional] UG520 v1.1 September 22, 2010 UG520 (v1.1) September 22, 2010 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development
|
Original
|
UG520
XQR5VFX130
CF1752
XQR5V
DIODE BA40
BA5 marking
AJ-42
diode Aa42
FF1738
AJ3125
FP1760
|
PDF
|
VAA33
Abstract: AA36 ZSF200
Text: Switch Fabric Data Sheet 89TSF552 Preliminary Information* Description is configurable up to OC-192. Always non-blocking architecture across destination, traffic type cell, packet , and class of service (CoS). ◆ Supports up to 4 egress subports per switch port.
|
Original
|
89TSF552
OC-192.
89TSF
1517-pin
89TSF552BL
VAA33
AA36
ZSF200
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: 89TSF552 Switch Fabric Data Sheet Preliminary Information* Description is configurable up to OC-192. Always non-blocking architecture across destination, traffic type cell, packet , and class of service (CoS). ◆ Supports up to 4 egress subports per switch port.
|
Original
|
89TSF552
OC-192.
89TSF
1517-pin
89TSF552BL
|
PDF
|
VAA33
Abstract: cos v21 l10 aw26
Text: Switch Fabric Data Sheet 89TSF552 Preliminary Information* Description is configurable up to OC-192. Always non-blocking architecture across destination, traffic type cell, packet , and class of service (CoS). ◆ Supports up to 4 egress subports per switch port.
|
Original
|
89TSF552
89TSF5xx
89TSF500
89TSF552
89TSF500
1517-pin
VAA33
cos v21 l10
aw26
|
PDF
|
aj33
Abstract: No abstract text available
Text: Specifications 16 16.1 Electrical Characteristics NOTE: The designer is advised to consult the vendor-specific data sheets for the exact information on electrical characteristics. The information in this chapter is provided as a reference only. 16.1.1 DC Characteristics
|
OCR Scan
|
R4000
aj33
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Specifications 16 16.1 Electrical Characteristics NOTE: The designer is advised to consult the vendor-specific data sheets for the exact information on electrical characteristics. The information in this chapter is provided as a reference only. 16.1.1 DC Characteristics
|
OCR Scan
|
R4000
16-1tion
R4000
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Specifications 16 16.1 Electrical Characteristics NOTE: The designer is advised to consult the vendor-specific data sheets for the exact information on electrical characteristics. The information in this chapter is provided as a reference only. 16.1.1 DC Characteristics
|
OCR Scan
|
R4000
R4000
|
PDF
|
AH36
Abstract: R4000 R4000MC F1 J37 k38 t1 AU13 11 ak 30 a4 AD38 AB-36 AU35
Text: Specifications 16 16.1 Electrical Characteristics NOTE: The designer is advised to consult the vendor-specific data sheets for the exact information on electrical characteristics. The information in this chapter is provided as a reference only. 16.1.1 DC Characteristics
|
OCR Scan
|
R4000
Cha00
AH36
R4000MC
F1 J37
k38 t1
AU13
11 ak 30 a4
AD38
AB-36
AU35
|
PDF
|
H1AA2
Abstract: equivalent for S AV36 AK17 XC4000D AY42 AF38 BG560 AJ32
Text: £ XILINX XC4000XV Family Field Programmable Gate Arrays November 21,1997 Version 0.9 Advance Product Specification XC4000XV Family FPGAs XC4000XV Electrical Features Note: This data sheet describes the XC4000XV Family devices. This information does not necessarily apply to the
|
OCR Scan
|
XC4000XV
XC4000,
XC4000A,
XC4000D,
XC4000H,
XC4000L,
XC4000E,
XC4000EX,
H1AA2
equivalent for S AV36
AK17
XC4000D
AY42
AF38
BG560
AJ32
|
PDF
|
AH40
Abstract: AW33 AA41 BC35 EPF8050M
Text: EPF8050M FLEX 8000M Programmable Logic Device March 1995, ver. 3 Features Data Sheet • Prelim inary Information ■ ■ ■ ■ Architecture Description Ideal for ASIC prototyping Combination of four EPF81188 devices and one Field Programmable Interconnect FPIC device
|
OCR Scan
|
EPF8050M
8000M
EPF81188
30-MHz
EPF8050M
560-pin
26-inch
50-mil
AH40
AW33
AA41
BC35
|
PDF
|
epf8050M
Abstract: No abstract text available
Text: EPF8050M FLEX 8000M Programmable Logic Device March 1995, ver. 3 Features D a tasheet • Prelim inary Information ■ ■ ■ Architecture Description The Altera EPF8050M device combines four EPF81188 devices and one Field Programmable Interconnect FPIC device to create a 50,000-gate
|
OCR Scan
|
EPF8050M
8000M
EPF8050M
EPF81188
000-gate
560-pin
EPF8050M,
|
PDF
|
S8050M
Abstract: BC39 av30 ate transistors BC23 equivalent for S AV36 EPF81188 ALTERA flex 81188
Text: ÆQüI^ August 1994, ver. 1 Features □ □ □ □ □ Architecture Description I* FLEX 8000M Programmable Logic Device Data Sheet P relim inary Inform ation *1 >1 EPF8050M 50,000 usable gates ideal for ASIC prototyping C o m b in atio n of fo u r E P F 8 1 1 8 8 d e v ice s and one Field
|
OCR Scan
|
EPF8050M
8000M
EPF81188
560-pin
26-inch
50-mil
S8050M
BC39
av30 ate
transistors BC23
equivalent for S AV36
ALTERA flex 81188
|
PDF
|