ATL5 Search Results

ATL5 Price and Stock

Filter by Manufacturer


Altech Corporation 2ATL5LB-F3F4-024 CONFIG SW BODY PUSHBUTTON ILLUM
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	2ATL5LB-F3F4-024	Bulk	9		1	1 $29.35 10 $25.324 100 $21.8307 1000 $19.66988 10000 $19.66988	Buy Now
Master Electronics	2ATL5LB-F3F4-024					1 $25.19 10 $22.48 100 $20.01 1000 $19.19 10000 $19.19	Buy Now
Altech Corporation 2ATL5LB-F3P4-IO-110 CONFIG SW BODY PUSHBUTTON ILLUM
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	2ATL5LB-F3P4-IO-110	Bulk	2		1	1 $29.69 10 $25.611 100 $22.0788 1000 $19.89328 10000 $19.89328	Buy Now
Master Electronics	2ATL5LB-F3P4-IO-110					1 $25.5 10 $22.75 100 $20.26 1000 $19.42 10000 $19.42	Buy Now
Eaton Bussmann ATL-5 FUSE MICRO III BLADE 3 LEG 5 AMP
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	ATL-5	Bulk			5	1 - 10 $3.704 100 $3.704 1000 $3.704 10000 $3.704	Buy Now
Newark	ATL-5	Bulk			5	1 $3.93 10 $3.31 100 $2.79 1000 $2.2 10000 $2.2	Buy Now
RS	ATL-5	Bulk	4	3 Weeks	1	1 $3.85 10 $3.66 100 $3.51 1000 $3.51 10000 $3.51	Buy Now
Sager	ATL-5				5	1 - 10 $2.15 100 $2.05 1000 $1.86 10000 $1.8	Buy Now
Altech Corporation 2ATL5-F3F4-024 CONFIG SW BODY PUSHBUTTON ILLUM
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	2ATL5-F3F4-024	Bulk			1	1 $20.83 10 $20.83 100 $20.83 1000 $20.83 10000 $20.83	Buy Now
Altech Corporation 2ATL5LB-F3P4-230 CONFIG SW BODY PUSHBUTTON ILLUM
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	2ATL5LB-F3P4-230	Bulk			1	1 $28.92 10 $28.92 100 $28.92 1000 $28.92 10000 $28.92	Buy Now

Find more ATL5 price and stock on Findchips.com

ATL5 Datasheets (500)

Part	Manufacturer	Description	Datasheet Type	PDF
ATL50/1100-BGA100	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA121	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA128	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA168	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA169	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA204	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA208	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA217	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA225	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA240	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA256	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA272	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA300	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA304	Atmel	Gate Array/ Embedded Array	Original	PDF

ATL50/1100-BGA313	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA316	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA329	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA352	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA388	Atmel	Gate Array/ Embedded Array	Original	PDF
ATL50/1100-BGA40	Atmel	Gate Array/ Embedded Array	Original	PDF

...

ATL5 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
0588 Abstract: transistor p16 ATL35 Text: CLA7X ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: 7-input carry lookahead Truth Table: ATL55Cells A A B C D E F G \| O -X X X X X X 1 \| 0 X X X X 1 1 X \| 0 X X 1 1 X 1 X \| 0 1 1 X 1 X 1 X \| 0 X X X X X 0 0 \| 1 X X X 0 0 X 0 \| 1	Original	ATL35 ATL55Cells 0588 transistor p16	PDF
N136 Abstract: n133 MUX8n ATL35 N132 P103 P133 023632 P107N N144 Text: MUX2 ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: 2:1 MUX Truth Table: S \| O -0 \| I0 1 \| I1 ATL55Cells S MUX2 I0 O I1 VDD! p P14 S n N3 VSS! VDD! p P20 p P23 I0 VDD! n N6 N22 n p P32 VSS! O n VDD! N34 p P16 p P21 I1 n N25 VSS! VDD! N29	Original	ATL35 ATL55Cells 25degC Int94 N136 n133 MUX8n N132 P103 P133 023632 P107N N144	PDF
cdi circuit Abstract: cdi unit 32 bit barrel shifter circuit diagram using mux barrel shifter block diagram PPAP 32 bit barrel shifter circuit diagram 4 bit barrel shifter gip transistor Non-Pipelined Non-Pipelined processor Text: OakDSPCore Features • 16-bit Fixed-Point Digital Signal Processing DSP Core. • Low-power Consumption: • • • • • • • • • • – ATC50/ATL50 - 40mA at 3.3V, 80MHz. – ATC35/ATL35 - 30mA at 3.3V, 80MHz High Performance: – ATC50/ATL50 - 40 MIPS at 3.3V, 80MHz.	Original	16-bit ATC50/ATL50 80MHz. ATC35/ATL35 80MHz 104MHz cdi circuit cdi unit 32 bit barrel shifter circuit diagram using mux barrel shifter block diagram PPAP 32 bit barrel shifter circuit diagram 4 bit barrel shifter gip transistor Non-Pipelined Non-Pipelined processor	PDF
TI P272 Abstract: n326 082269 N294 N324 N322 n373 N327 N364 N343 Text: DFF ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: D flip-flop Truth Table: CLK D \| Q T+1 -RE 0 \| 0 RE 1 \| 1 FE X \| Q(T) ATL55Cells CLK DFF D Q VDD! VDD! n N73 p n N71 P18 N26 p P34 n VSS! VDD! n N25 p p p n P33 N54 P5 p P13	Original	ATL35 ATL55Cells 25degC TI P272 n326 082269 N294 N324 N322 n373 N327 N364 N343	PDF
n111 datasheet Abstract: n262 p109 N-69 N110 N173 P267 ATL35 N174 P123 Text: DLY1 ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: Delay buffer 1.0ns Truth Table: I \| O -0 \| 0 1 \| 1 ATL55Cells I DLY1 O VDD! VDD! p P5 p p P30 VDD! p P19 p p P0 VDD! p P6 P18 p P7 p P17 P25<0:1> I O n n N1 n N8 n N16 N24 n N9 VSS! n N15	Original	ATL35 ATL55Cells 25degC n111 datasheet n262 p109 N-69 N110 N173 P267 N174 P123	PDF
ATL35 Abstract: N109 009318 op4E P55n P25AN CP-19 Text: NOR2 ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: 2-input NOR Truth Table: A B \| O -0 0 \| 1 1 X \| 0 X 1 \| 0 ATL55Cells A NOR2 O B VDD! p A P2 p B P0 O n n N10 VSS! / $Revision: 1.35 $	Original	ATL35 ATL55Cells 25degC N109 009318 op4E P55n P25AN CP-19	PDF
AC200 Abstract: DC12V AC100 AC24V ATL5 75535 DC24V PM4H-f H3Y-2-B AC100-120 30M Text: デジタル式品番の頭 LT4H LT4H-L ATL5 ATL1 外形寸法（mm） 48x48×72/77.6 （ネジ/ピン）アナログ式 LT4H-W QM4H ATL6 AQM4 48×48×72/77.6 （ネジ/ピン） 48×48×94.9 PM5S-A PM5S-S PM5S-M ATD1 ATD2 PM4S ATC9 75×22.5×103.5 PM4H-A PM4H-S PM4H-M PM4H-W	Original	ATC22 ATC23 ATC65 ATC66 1000h AC100-120V AC200-240V DC12V DC24V 100mA AC200 DC12V AC100 AC24V ATL5 75535 DC24V PM4H-f H3Y-2-B AC100-120 30M	PDF
Untitled Abstract: No abstract text available Text: ATL5A Digital Attenuators 5 BIT Applications • EW Systems • Communications Systems • Automatic Gain Control • Test Equipment • Electronic Simulators • Leveling Circuits Specifications: Parameter Specification Units 1.0 – 2.0 GHz Total Attenuation	Original	MIL-G-45204 MIL-STD-883, MIL-C-39es	PDF
Untitled Abstract: No abstract text available Text: ATL5B Digital Attenuators 5 BIT Applications • EW Systems • Communications Systems • Automatic Gain Control • Test Equipment • Electronic Simulators • Leveling Circuits Specifications: Parameter Specification Units 1.0 – 2.0 GHz Total Attenuation	Original	MIL-G-45204 MIL-STD-883,	PDF
Untitled Abstract: No abstract text available Text: ATL5A Digital Attenuators 5 BIT Applications • EW Systems • Communications Systems • Automatic Gain Control • Test Equipment • Electronic Simulators • Leveling Circuits Specifications: Parameter Specification Units 1.0 – 2.0 GHz Total Attenuation	Original	MIL-G-45204 MIL-STD-883, MIL-C-39the	PDF
P7 transistor Abstract: ATL35 PP10 Text: HLD1 ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: Bus hold cell Truth Table: X \| X -0 \| weak0 1 \| weak1 ATL55Cells HLD1 X VDD! p P0 p P10 p P8 VSS! p P33 p P7 p P34 X n N6 n N24 n N25 VDD! n N12 n N26 n N15 VSS! VDD! p P31 n N19 VSS! / $Revision: 1.35 $	Original	ATL35 ATL55Cells 25degC P7 transistor PP10	PDF
OAI222 Abstract: OAI22 ATL35 OAI22224 OAI222H 014748 023414 p6 n60 ATL35/208 Text: OAI22 ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: 2-input OR into 2-input NAND Truth Table: A A B C \| O -X X 0 \| 1 1 X 1 \| 0 X 1 1 \| 0 0 0 1 \| 1 ATL55Cells B O OAI22 C VDD! p B P11 p A P7 VDD! p P3 O N10 n n n N30 VSS! N29 VSS! C	Original	OAI22 ATL35 ATL55Cells 25degC OAI222 OAI22 OAI22224 OAI222H 014748 023414 p6 n60 ATL35/208	PDF
Untitled Abstract: No abstract text available Text: Atmel Gate Arrays/Embedded Arrays Device Number ATL50 Raw Gates Routable Gates Max Pin Count Max I/O Pins Gate Speed ATL50/4 4,000 3,000 44 36 200 ps ATL50/15 ATL50/25 15,000 25,000 10,000 16,900 68 84 60 76 200 ps 200 ps ATL50/40 38,000 25,400 100 92 200 ps	Original	ATL50 ATL50/4 ATL50/15 ATL50/25 ATL50/40 ATL50/60 ATL50/85 ATL50/110 ATL50/150 ATL50/200	PDF
AOI222 Abstract: AOI2223 ATL35 AOI2223H AOI222H n38n AOI23 Text: AND2 ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: 2-input AND Truth Table: A B \| O -0 0 \| 0 0 1 \| 0 1 0 \| 0 1 1 \| 1 ATL55Cells B AND2 O A VDD! p VDD! p P2 VDD! p P0 P1 O n B n N3 N5 n A N4 VSS! VSS! / $Revision: 1.35 $	Original	ATL35 ATL55Cells 25degC 02528nto AOI23 AOI222 AOI2223 AOI2223H AOI222H n38n	PDF

Structure of D flip-flop DFFSR Abstract: AOI222 INV4 OAI23 atmel 424 MUX CMOS 0753B 5-input NAND Gates pic single phase inverter OAI22 Text: ATL50 Features • • • • • • • • 0.5µm Drawn Gate Length 0.45µm Leff Sea-of-Gates Architecture With Triple Level Metal 3.3 Volt Operation 5.0 Volt compatible input buffers On-Chip Phase Locked Loop (PLL) Available to Synthesize Frequencies up to	Original	ATL50 ATL50 Structure of D flip-flop DFFSR AOI222 INV4 OAI23 atmel 424 MUX CMOS 0753B 5-input NAND Gates pic single phase inverter OAI22	PDF
100 n37 Abstract: n37 or gate ATL35 CMOS GATE ARRAY Text: BUF2T ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: 2x tristate bus driver with active high enable Truth Table: E I \| O -0 X \| Z 1 0 \| 0 1 1 \| 1 ATL55Cells BUF2T O I E VDD! p P11 VDD! p P4 n N3 p P12 VSS! I O n N5 VDD! N13 VSS! n p VDD! P0	Original	ATL35 ATL55Cells 25degC 100 n37 n37 or gate CMOS GATE ARRAY	PDF
ATL35 Abstract: No abstract text available Text: PIC ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: CMOS input buffer, TTL compatible at 3.3V Truth Table: P \| AI -0 \| 1 \| 1 P PIC AI VDD VDD I9 P P PR ATL55IO_step114 8X I drv_buf8 O I8 AI diodeDist2vss / $Revision: 1.36 $	Original	ATL35 ATL55IO step114 25degC	PDF
ATL35 Abstract: P102 truth table nand gate Text: NAN2 ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: 2-input NAND Truth Table: A B \| O -0 X \| 1 X 0 \| 1 1 1 \| 0 ATL55Cells B NAN2 O A VDD! p VDD! p P4 P13 O n B N3 n A N10 VSS! / $Revision: 1.35 $	Original	ATL35 ATL55Cells 25degC 162ise P102 truth table nand gate	PDF
core i3 Abstract: INV8 INV10 core i3 free download CMOS GATE ARRAY ATL35 N38P Text: INV1 ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: 1x inverter Truth Table: I \| O -0 \| 1 1 \| 0 INV1 ATL55Cells1X I O VDD! p P5 I O n N4 VSS! / $Revision: 1.35 $ Mon Oct 20 15:33:06 1997	Original	ATL35 ATL55Cells 25degC INV10 INV10 core i3 INV8 core i3 free download CMOS GATE ARRAY N38P	PDF
Untitled Abstract: No abstract text available Text: ATL5C Digital Attenuators 5 BIT Applications • EW Systems • Communications Systems • Automatic Gain Control • Test Equipment • Electronic Simulators • Leveling Circuits Specifications: Parameter Specification Units 1.0 – 2.0 GHz Total Attenuation	Original	MIL-G-45204 MIL-STD-883,	PDF
ATL35 Abstract: BUF3 p60n ATL35/208 Text: BUF1 ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: 1x buffer Truth Table: ATL55Cells 1X I I \| O -0 \| 0 1 \| 1 BUF1 O VDD! p VDD! p P0 P2 I O n n N3 N4 VSS! VSS! / $Revision: 1.35 $	Original	ATL35 ATL55Cells 25degC BUF16 BUF16 BUF3 p60n ATL35/208	PDF
P30 CORE N48 Abstract: n38n ATL35 latr CMOS GATE ARRAY Text: LAT ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: LATCH Truth Table: H D \| Q T+1 -0 0 \| 0 1 \| 1 1 X \| Q(T) ATL55Cells H LAT D Q VDD! VDD! p P58 p P53 p P62 D Q n n N59 N52 N63 n VSS! VSS! VDD! N56 n p P57 p P65 VDD! n VDD!	Original	ATL35 ATL55Cells 25degC P30 CORE N48 n38n latr CMOS GATE ARRAY	PDF
002748 Abstract: n191 N246 P259 n227 n232 P247 N101 N109 P103 Text: DEC4 ATL35 CMOS Gate Array cell data sheets 1.0 DESCRIPTION: 2:4 decoder Truth Table: S1 S0 \| D3 D2 D1 D0 -0 0 \| 1 1 1 0 0 1 \| 1 1 0 1 1 0 \| 1 0 1 1 1 1 \| 0 1 1 1 ATL55Cells DEC4 S0 D0 S1 D2 D1 D3 VDD! VDD! p p VDD! P95 p P97 D0 P92	Original	ATL35 ATL55Cells 002748 n191 N246 P259 n227 n232 P247 N101 N109 P103	PDF
AOI222 Abstract: P02B OAI222 Text: ATL50 Features • • • • • • • • 0.5\|.im Drawn Gate Length 0.45\|am Left Sea-of-Gates Architecture With Triple Level Metal 3.3 Volt Operation 5.0 Volt compatible input buffers On-Chip Phase Locked Loop (PLL) Available to Synthesize Frequencies up to	OCR Scan	ATL50 ATL50 AOI222 P02B OAI222	PDF

Privacy Settings

ATL5 Search Results

ATL5 Price and Stock

Altech Corporation 2ATL5LB-F3F4-024

Altech Corporation 2ATL5LB-F3P4-IO-110

Eaton Bussmann ATL-5

Altech Corporation 2ATL5-F3F4-024

Altech Corporation 2ATL5LB-F3P4-230

ATL5 Datasheets (500)

ATL5 Datasheets Context Search

0588

N136

cdi circuit

TI P272

n111 datasheet

ATL35

AC200

Untitled

Untitled

Untitled

P7 transistor

OAI222

Untitled

AOI222

Structure of D flip-flop DFFSR

100 n37

ATL35

ATL35

core i3

Untitled

ATL35

P30 CORE N48

002748

AOI222