Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ALDEC G2 Search Results

    ALDEC G2 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    modelsim 6.3f

    Abstract: aldec g2 LCMXO2-4000HC TN1203 MACHX0 modelsim SE 6.3f user guide DS1035 GDDR t-con lvds national semiconductors
    Text: Display Interface Multiplexer IP Core User’s Guide November 2010 IPUG95_01.0 Table of Contents Chapter 1. Introduction . 3 Quick Facts . 4


    Original     		IPUG95 modelsim 6.3f aldec g2 LCMXO2-4000HC TN1203 MACHX0 modelsim SE 6.3f user guide DS1035 GDDR t-con lvds national semiconductors PDF

    pal22v10

    Abstract: stag ppz
    Text: ADV MICRO PLA/PLE/ARRAYS 4ÔE J> COM’L 025752b DG3207Ö T -<3 P A L 2 2 V 1 0 -7 7.5 ns 24-Pin TTL Versatile PAL Device Advanced Micro Devices DISTINCTIVE CHARACTERISTICS • ■ ■ ■ 7.5 ns propagation delay and 91 MHz fMAX 10 macrocells programmable as registered or


    OCR Scan     		025752b DG3207Ö 24-Pin 28-pln 30A31 Zm2200 SGUP-85 PAL22V10-7 pal22v10 stag ppz PDF

    XC7K325T-ffg900

    Abstract: XC7K325TFFG900 VX690T
    Text: Vivado Design Suite User Guide Release Notes, Installation, and Licensing UG973 v2013.2 June 19, 2013 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum


    Original     		UG973 v2013 UG900) XTP025) UG344) DS593) DS097) vivado2013-1 XC7K325T-ffg900 XC7K325TFFG900 VX690T PDF

    LED Dot Matrix vhdl code

    Abstract: binary coded decimal adder Vhdl code UART using VHDL grid tie inverter schematics LED-Matrix Maximum Megahertz Project XC7200 aldec g2 exe Uart with vhdl one stop bit led matrix projects topics
    Text: XILINX Interface Guide Introduction Purpose The purpose of this Guide is to familiarize you with ACTIVE-CAD operation and introduce you to new design methodologies, which are provided by tools based on patented incremental compilation method. Features ACTIVE-CAD is based on a patented incremental design technology which makes all design changes


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: P R lt iM I N A R Y ^ ^ - COM’L: -10, -15 a PALLV22V10 Family Advanced Micro Devices Low-Voltage, 24-Pin EE CMOS Versatile PAL Device DISTINCTIVE CHARACTERISTICS • Low-voltage operation, 3.3 V JEDEC compatible — Vcc = + 3.0 V to 3.6 V ■ Commercial operating temperature range


    OCR Scan     		PALLV22V10 24-Pin 28-Pin 025752b 00345b0 PDF

    Untitled

    Abstract: No abstract text available
    Text: Advanced Micro Devices MACH220-10 High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS • 68 Pins ■ 48 Outputs ■ 96 Macrocells ■ 96 Flip-flops; 4 clock choices ■ ■ 8 PAL blocks with buried macrocells 10 ns tPD ■ ■ 80 MHz fMAx external


    OCR Scan     		MACH220-10 MACH120 MACH220 PAL22V10 oth752b MACH220: 68-Pin 28-Pin) 25-068-1221028A PDF

    Untitled

    Abstract: No abstract text available
    Text: FINAL IND: -20 a PALLV16V8Z-20 Advanced Micro Devices Low-Voltage, Zero-Power, 20-Pin EE CMOS Universal Programmable Array Logic DISTINCTIVE CHARACTERISTICS • Low-voltage operation, 3.3 V JEDEC compatible ■ Direct plug-in replacement for the PAL16R8 series and most of the PAL10H8 series


    OCR Scan     		PALLV16V8Z-20 20-Pin PAL16R8 PAL10H8 06970D 25752b PDF

    CQFP 240

    Abstract: No abstract text available
    Text: QL4090 QuickRAM Data Sheet • • • • • • 90,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM Device Highlights Advanced I/O Capabilities • Interfaces with 3.3 V and 5.0 V devices High Performance & High Density • 90,000 Usable PLD Gates with 316 I/Os


    Original     		QL4090 16-bit CQFP 240 PDF

    Untitled

    Abstract: No abstract text available
    Text: QL4058 QuickRAM Data Sheet • • • • • • 58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM Device Highlights Advanced I/O Capabilities • Interfaces with both 3.3 V and 5.0 V devices High Performance & High Density


    Original     		QL4058 16-bit PDF

    PQ208

    Abstract: PQ240 QL4058 QL4058-1PB456C QL4058-1PQ208C QL4058-1PQ240C aldec g2
    Text: QL4058 QuickRAM Data Sheet • • • • • • 58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM Device Highlights Advanced I/O Capabilities • Interfaces with both 3.3 V and 5.0 V devices High Performance & High Density


    Original     		QL4058 16-bit PQ208 PQ240 QL4058-1PB456C QL4058-1PQ208C QL4058-1PQ240C aldec g2 PDF

    QL5332-33APQ208C

    Abstract: 1.9 TDI Schematic PB256 PCI32 PQ208 QL5032 QL5332 PCI32N AD1892
    Text: QL5332 - Enhanced QuickPCITM Device 33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and Dual Port SRAM last updated 2/5/01 QL5332 - Enhanced QL5032 • ■ ■ ■ ■ ■ ■ PCI Bus – 33 MHz 32 bits data and address Supports all PCI commands (including configuration


    Original     		QL5332 Hz/32-bit QL5032 QL5332-33APQ208C 1.9 TDI Schematic PB256 PCI32 PQ208 QL5032 PCI32N AD1892 PDF

    AD 149 AE9

    Abstract: AA23 PCI32 PQ208 QL5232 QL5432 QL5432-33APQ208C AD1892
    Text: QL5432 - Enhanced QuickPCITM Device 33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and Dual Port SRAM last updated 2/5/01 QL5432 - Enhanced QL5232 • ■ ■ ■ ■ ■ ■ PCI Bus – 33 MHz 32 bits data and address PCI CONTROLLER Supports all PCI commands (including configuration


    Original     		QL5432 Hz/32-bit QL5232 AD 149 AE9 AA23 PCI32 PQ208 QL5232 QL5432-33APQ208C AD1892 PDF

    AG29

    Abstract: ipug45_01.5 transistor w1d transistor w4B SRAM SAMSUNG FC1152 3ah22
    Text: ispLever CORE TM QDRII+ SRAM Controller MACO Core User’s Guide June 2008 ipug45_01.5 QDRII+ SRAM Controller MACO Core User’s Guide Lattice Semiconductor Introduction Lattice’s QDRII and QDRII+ QDRII/II+ SRAM Controller MACO core assists the FPGA designer’s efforts by


    Original     		ipug45 AG29 ipug45_01.5 transistor w1d transistor w4B SRAM SAMSUNG FC1152 3ah22 PDF

    PQ208

    Abstract: QL5232 QL5432 QL5432-33APQ208C AA23 PCI32 AD1991
    Text: QL5432 - Enhanced QuickPCITM Device 33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and Dual Port SRAM QL5432 - Enhanced QL5232 • ■ ■ ■ ■ ■ ■ PCI Bus – 33 MHz 32 bits data and address PCI CONTROLLER Supports all PCI commands (including configuration


    Original     		QL5432 Hz/32-bit QL5232 PQ208 QL5232 QL5432-33APQ208C AA23 PCI32 AD1991 PDF

    aldec g2

    Abstract: No abstract text available
    Text: Military QuickRAM Family Data Sheet • • • • • • Up to 90,000 Usable PLD Gates QuickRAM Combining Performance, Density and Embedded RAM Device Highlights High Performance & High Density • Up to 90,000 usable PLD gates with up to 316 I/Os • 300 MHz 16-bit counters, 400 MHz datapaths,


    Original     		16-bit aldec g2 PDF

    Untitled

    Abstract: No abstract text available
    Text: QuickRAM Family Data Sheet • • • • • • QuickRAM ESP Combining Performance, Density and Embedded RAM Device Highlights High Performance & High Density Up to 316 I/O Pins • Up to 308 bi-directional input/output pins, PCI-compliant for 5.0 V and 3.3 V buses for


    Original     		16-bit PDF

    Untitled

    Abstract: No abstract text available
    Text: QuickRAM Family Data Sheet • • • • • • Up to 90,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM Device Highlights High Performance & High Density Up to 316 I/O Pins • Up to 308 bi-directional input/output pins,


    Original     		16-bit PDF

    Untitled

    Abstract: No abstract text available
    Text: QuickRAM Family Data Sheet • • • • • • QuickRAM ESP Combining Performance, Density and Embedded RAM Device Highlights High Performance & High Density Up to 316 I/O Pins • Up to 308 bi-directional input/output pins, PCI-compliant for 5.0 V and 3.3 V buses for


    Original     		16-bit PDF

    16x1D

    Abstract: No abstract text available
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-2 v1.3 January 25, 2001 Advance Product Specification Detailed Description Input/Output Blocks (IOBs) Virtex-II I/O blocks (IOBs) are provided in groups of two or four on the perimeter of each device.


    Original     		DS031-2 DS031-2, DS031-3, DS031-1, DS031-4, 16x1D PDF

    LVDSEXT-25

    Abstract: 16x1D LVPECL33 16X1S LVDS-25 LVDS-33 LVDSEXT25 LVDCI18 LVDCI25 LVDS25
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-2 v1.9 November 29, 2001 Advance Product Specification Detailed Description Input/Output Blocks (IOBs) Table 1: Supported Single-Ended I/O Standards Virtex-II I/O blocks (IOBs) are provided in groups of two or


    Original     		DS031-2 LVCMOS33 LVCMOS25 DS031-1, DS031-3, DS031-4, DS031-2, LVDSEXT-25 16x1D LVPECL33 16X1S LVDS-25 LVDS-33 LVDSEXT25 LVDCI18 LVDCI25 LVDS25 PDF

    731 tico

    Abstract: tico 731 marking caa TQFP Package AMD tico 731 103 mach 1 family amd
    Text: Zi PRELIMINARY The MACH 5 Value Plus Family Advanced Micro Devices Fifth Generation MACH Architecture DISTINCTIVE CHARACTERISTICS • Fifth generation MACH architecture — 5-V devices will not overdrive 3-V inputs safe for mixed voltage — Safe for hot socketing


    OCR Scan     		25752b 0D3bD23 731 tico tico 731 marking caa TQFP Package AMD tico 731 103 mach 1 family amd PDF

    Untitled

    Abstract: No abstract text available
    Text: PRELIMINARY AM D3 The MACH 5 Family Fifth Generation MACH Architecture DISTINCTIVE CHARACTERISTICS • Fifth generation MACH architecture — 100% routable — Pin-out retention — Four power/speed options per block for maximum performance and lowest power


    OCR Scan     		25752b Q03b575 PDF

    MC189

    Abstract: 9300 4b10 2D15 marking 1A15 HP 3D6 1b61a0 MACH5-320 ae 4b15
    Text: MACH 5 FAMILY 1 FINAL COM’L:-7/10/12/15 IND:-10/12/15/20 MACH5-320/MACH5LV-320 MACH5-320/120-7/10/12/15 MACH5-320/192-7/10/12/15 MACH5LV-320/184-7/10/12/15 MACH5-320/160-7/10/12/15 MACH5LV-320/120-7/10/12/15 MACH5LV-320/192-7/10/12/15 MACH5-320/184-7/10/12/15


    Original     		MACH5-320/MACH5LV-320 MACH5-320/120-7/10/12/15 MACH5-320/192-7/10/12/15 MACH5LV-320/184-7/10/12/15 MACH5-320/160-7/10/12/15 MACH5LV-320/120-7/10/12/15 MACH5LV-320/192-7/10/12/15 MACH5-320/184-7/10/12/15 MACH5LV-320/160-7/10/12/15 16-038-BGD256-1 MC189 9300 4b10 2D15 marking 1A15 HP 3D6 1b61a0 MACH5-320 ae 4b15 PDF

    4D-13

    Abstract: HP 3D6 making 5A6 3d13 3D-14 5B7 Marking i 384
    Text: MACH 5 FAMILY X FINAL COM’L:-7/10/12/15 IND:-10/12/15/20 MACH5-384/MACH5LV-384 MACH5-384/120-7/10/12/15 MACH5-384/192-7/10/12/15 MACH5LV-384/184-7/10/12/15 MACH5-384/160-7/10/12/15 MACH5LV-384/120-7/10/12/15 MACH5LV-384/192-7/10/12/15 MACH5-384/184-7/10/12/15


    Original     		MACH5-384/MACH5LV-384 MACH5-384/120-7/10/12/15 MACH5-384/192-7/10/12/15 MACH5LV-384/184-7/10/12/15 MACH5-384/160-7/10/12/15 MACH5LV-384/120-7/10/12/15 MACH5LV-384/192-7/10/12/15 MACH5-384/184-7/10/12/15 MACH5LV-384/160-7/10/12/15 16-038-BGD256-1 4D-13 HP 3D6 making 5A6 3d13 3D-14 5B7 Marking i 384 PDF