Untitled
Abstract: No abstract text available
Text: CDMA 3 V Transmitter IF Subsystem with Integrated Voltage Regulator AD6122 ANALOG DEVICES FEATURES Fully Com pliant w ith IS98A and PCS Specifications Linear IF A m plifier -6 3 dB to +34 dB Linear-in-dB Gain Control Tem perature-Com pensated Gain Control
|
OCR Scan
|
AD6122
IS98A
AD6121)
470nH
28-Lead
RS-28)
|
PDF
|
AD6122
Abstract: AD6122ARS AD6122ARSRL AD830 HP34970A HPE3610 IS98A SMT03 specifications of DAC 1408 HP8116A
Text: a CDMA 3 V Transmitter IF Subsystem with Integrated Voltage Regulator AD6122 FEATURES Fully Compliant with IS98A and PCS Specifications Linear IF Amplifier –63 dB to +34 dB Linear-in-dB Gain Control Temperature-Compensated Gain Control Quadrature Modulator
|
Original
|
AD6122
IS98A
AD6122
with15V
C3437
28-Lead
RS-28)
AD6122ARS
AD6122ARSRL
AD830
HP34970A
HPE3610
SMT03
specifications of DAC 1408
HP8116A
|
PDF
|
smt03
Abstract: collector modulator HP8116A AD6121 AD6122 AD6122ACP AD6122ACPRL AD6122ARS AD6122ARSRL AD830
Text: a CDMA 3 V Transmitter IF Subsystem with Integrated Voltage Regulator AD6122 FEATURES Fully Compliant with IS98A and PCS Specifications Linear IF Amplifier –63 dB to +34 dB Linear-in-dB Gain Control Temperature-Compensated Gain Control Quadrature Modulator
|
Original
|
AD6122
IS98A
AD6121)
AD6122
32-Leadless
CP-32)
MO-220-VHHD-2
smt03
collector modulator
HP8116A
AD6121
AD6122ACP
AD6122ACPRL
AD6122ARS
AD6122ARSRL
AD830
|
PDF
|
HP81
Abstract: No abstract text available
Text: a CDMA 3 V Transmitter IF Subsystem with Integrated Voltage Regulator AD6122 The gain control input accepts an external gain control voltage input from a DAC. It provides 97 dB of gain control with a nominal 75 dB/V scale factor. Either an internal or an external
|
Original
|
IS98A
AD6121)
AD6122
32-Leadless
CP-32)
MO-220-VHHD-2
C00946a
HP81
|
PDF
|
HP8116A
Abstract: AD6121 AD6122 AD6122ARS AD6122ARSRL AD830 HPE3610 IS98A SMT03 video balun
Text: a CDMA 3 V Transmitter IF Subsystem with Integrated Voltage Regulator AD6122 FEATURES Fully Compliant with IS98A and PCS Specifications Linear IF Amplifier –63 dB to +34 dB Linear-in-dB Gain Control Temperature-Compensated Gain Control Quadrature Modulator
|
Original
|
AD6122
IS98A
AD6121)
AD6122
AD830
C3437a
28-Lead
RS-28)
HP8116A
AD6121
AD6122ARS
AD6122ARSRL
AD830
HPE3610
SMT03
video balun
|
PDF
|
6122m
Abstract: No abstract text available
Text: CDMA 3 V Transmitter IF Subsystem with Integrated Voltage Regulator AD6122 ANALOG DEVICES FEATURES Fully Com pliant w ith IS98A and PCS Specifications Linear IF A m plifier -6 3 dB to 4-34 dB Linear-in-dB Gain Control Tem perature-Com pensated Gain Control
|
OCR Scan
|
IS98A
AD6122
28-Lead
RS-28)
6122m
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDMA 3 V Transmitter IF Subsystem with Integrated Voltage Regulator AD6122 ANALOG DEVICES FEATURES Fully Com pliant w ith IS98A and PCS Specifications Linear IF A m plifier -6 3 dB to +34 dB Linear-in-dB Gain Control Tem perature-Com pensated Gain Control
|
OCR Scan
|
AD6122
IS98A
AD6122
28-Lead
RS-28)
|
PDF
|
313MHz
Abstract: collector modulator
Text: a CDMA 3 V Transmitter IF Subsystem with Integrated Voltage Regulator AD6122 FEATURES Fully Compliant with IS98A and PCS Specifications Linear IF Amplifier –63 dB to +34 dB Linear-in-dB Gain Control Temperature-Compensated Gain Control Quadrature Modulator
|
Original
|
IS98A
AD6121)
AD6122
32-Leadless
CP-32)
MO-220-VHHD-2
C00946a
313MHz
collector modulator
|
PDF
|
AD9763
Abstract: AD9763AST AD9763-EB AWG2021
Text: a FEATURES 10-Bit Dual Transmit DAC 125 MSPS Update Rate Excellent SFDR to Nyquist @ 5 mHz Output: 75 dBc Excellent Gain and Offset Matching: 0.1% Fully Independent or Single Resistor Gain Control Dual Port or Interleaved Data On-Chip 1.2 V Reference Single 5 V or 3 V Supply Operation
|
Original
|
10-Bit
48-Lead
AD9763
10-bit
C00617a
ST-48)
AD9763AST
AD9763-EB
AWG2021
|
PDF
|
48-PIN
Abstract: AD9709 AD9709AST AD9709-EB AWG2021
Text: a FEATURES 8-Bit Dual Transmit DAC 125 MSPS Update Rate Excellent SFDR to Nyquist @ 5 MHz Output = 66 dBc Excellent Gain and Offset Matching: 0.1% Fully Independent or Single Resistor Gain Control Dual Port or Interleaved Data On-Chip 1.2 V Reference Single 5 V or 3 V Supply Operation
|
Original
|
48-Lead
AD9709
AD9709
C3701
ST-48)
48-PIN
AD9709AST
AD9709-EB
AWG2021
|
PDF
|
DAC89EX
Abstract: dac86ex RBS 2111 ad42497 DAC0803 RBS 2101 ad429 AD427 AD4249 AD6422
Text: ADSP-2100 Family DSP Microcomputers ADSP-21xx a SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual Data Buses Independent Computation Units: ALU, Multiplier/ Accumulator, and Shifter
|
Original
|
16-Bit
ADSP-2111
LooD6402
AD7013
AD9048
AD9058
AD6422AST
AD6459ARS
AD6459ARS-REEL
DAC89EX
dac86ex
RBS 2111
ad42497
DAC0803
RBS 2101
ad429
AD427
AD4249
AD6422
|
PDF
|
HP8508A
Abstract: smt03 Tektronix tds 210 FMMT4403CT-ND 32-leadless SMT-03 AD6121A HPE3610 dc/TDA 8538
Text: a CDMA 3 V Receiver IF Subsystem with Integrated Voltage Regulator AD6121 FEATURES Fully Compliant with IS98A and PCS Specifications CDMA, W-CDMA, AMPS, and TACS Operation Linear IF Amplifier 5.9 dB Noise Figure –47.5 dB to +47 dB Linear-in-dB Gain Control
|
Original
|
IS98A
AD6122)
AD6121
AD6121
32-Leadless
CP-32)
MO-220-VHHD-2
HP8508A
smt03
Tektronix tds 210
FMMT4403CT-ND
SMT-03
AD6121A
HPE3610
dc/TDA 8538
|
PDF
|
AD9754
Abstract: No abstract text available
Text: a 14-Bit, 125 MSPS High Performance TxDAC D/A Converter AD9754* FEATURES High Performance Member of Pin-Compatible TxDAC Product Family 125 MSPS Update Rate 14-Bit Resolution Excellent Spurious Free Dynamic Range Performance SFDR to Nyquist @ 5 MHz Output: 83 dBc
|
Original
|
14-Bit,
AD9754*
14-Bit
28-Lead
AD9754
res17
RU-28)
|
PDF
|
AD9744
Abstract: AD9744-AR AD9744-ARU AD9744-EB DB10 RU-28 I-V amplifier minicircuits t1-1t 32RL
Text: PRELIMINARY TECHNICAL DATA a 14-Bit, 165 MSPS TxDAC D/A Converter AD9744 Preliminary Technical Data FEATURES +3V REFLO AVDD REFIO FSADJ Wideband Communications TX: Digital Quadrature Modulation Architectures W-CDMA, Multi-Carrier GSM, TDMA, CDMA Systems
|
Original
|
14-Bit,
AD9744
AD9744
14-bit
10-bit
AD6122
AD9744-AR
AD9744-ARU
AD9744-EB
DB10
RU-28
I-V amplifier
minicircuits t1-1t
32RL
|
PDF
|
|
|
34B DBM
Abstract: AD9754 capacitor 100MF 100v if transformer 455khz AD9754AR AD9754ARU AD9754-EB DB10 RU-28
Text: a 14-Bit, 125 MSPS High Performance TxDAC D/A Converter AD9754* FEATURES High Performance Member of Pin-Compatible TxDAC Product Family 125 MSPS Update Rate 14-Bit Resolution Excellent Spurious Free Dynamic Range Performance SFDR to Nyquist @ 5 MHz Output: 83 dBc
|
Original
|
14-Bit,
AD9754*
14-Bit
28-Lead
AD9754
reso10)
RU-28)
34B DBM
capacitor 100MF 100v
if transformer 455khz
AD9754AR
AD9754ARU
AD9754-EB
DB10
RU-28
|
PDF
|
AD9767
Abstract: AD9767AST AD9767-EB
Text: a FEATURES 14-Bit Dual Transmit DAC 125 MSPS Update Rate Excellent SFDR and IMD: 82 dBc Excellent Gain and Offset Matching: 0.1% Fully Independent or Single Resistor Gain Control Dual Port or Interleaved Data On-Chip 1.2 V Reference Single 5 V or 3 V Supply Operation
|
Original
|
14-Bit
48-Lead
AD9767
14-bit
updaAD9767
AD9767
AD9767AST
AD9767-EB
|
PDF
|
C8380
Abstract: AD804 AD9765 AD97651 AD9765AST AD9765-EB
Text: a FEATURES 12-Bit Dual Transmit DAC 125 MSPS Update Rate Excellent SFDR to Nyquist @ 5 MHz Output: 75 dBc Excellent Gain and Offset Matching: 0.1% Fully Independent or Single Resistor Gain Control Dual Port or Interleaved Data On-Chip 1.2 V Reference Single 5 V or 3 V Supply Operation
|
Original
|
12-Bit
48-Lead
AD9765
12-bit
AD9765
C8380
AD804
AD97651
AD9765AST
AD9765-EB
|
PDF
|
Untitled
Abstract: No abstract text available
Text: a Preliminary Technical Data FEATURES 8-Bit Dual Transmit DAC 125 MSPS Update Rate Excellent SFDR and IMD: 67 dBc Excellent Gain and Offset Matching: 0.1% Fully Independent or Single Resistor Gain Control Dual Port or Interleaved Data On-Chip 1.2 V Reference
|
Original
|
48-Lead
AD9709*
AD9709
ST-48)
|
PDF
|
pt 8538
Abstract: No abstract text available
Text: RF/IF: IF Receivers, Transmitters Transceivers IF SUBSYSTEMS: RECEIVERS <<<<<<<<<< Mixer Input >>>>>>>> RF 1dB Range I3P Comp NF MHz dBm dBm dB Model Vss +V Iss mA AD608 2.7 7.3 Model Vss +V Iss mA AD607 2.7 8.5 500 AD6432 2.7 8 350 AD6121 2.7 10 NA AD6459
|
Original
|
AD608
AD6432
AD6122
AD6411
940Mhz
2820Mhz
-10dBc
-20dBc
Page-71
pt 8538
|
PDF
|
ssm-2126A
Abstract: TETRA ACELP AD22151 AD698 DAC8842 AD7874 SSM-2125A AD6439 ad53042 AD9851
Text: GENERAL PURPOSE COMPONENTS OVERVIEW A/D CONVERTERS AMPLIFIERS OVERVIEW OVERVIEW <1 MSPS Single Supply >1 MSPS <20 >20 MSPS Sigma-Delta Low Bias Current Matched Transistors NPN and PNP Single Supply High Speed Instrumentation Codecs and I/O Ports MicroConverters
|
Original
|
16-Bit
32-Bit
AD9884
AD9483
ADV7183
10-Bit
ADV7187
ADV7185
ADV601
ADV601LC
ssm-2126A
TETRA ACELP
AD22151
AD698
DAC8842
AD7874
SSM-2125A
AD6439
ad53042
AD9851
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Analog Devices in CDMA Introductory Section for February 2000 CD-ROM ADI CDMA Intro - CDROM - February 2000 Slide 1 ADI CDMA Activities ! IS-95 CDMA cdmaOne " 1st Generation BiCMOS IF ICs, CMOS Custom Baseband ICs " All functions migrating to CMOS in next generation
|
Original
|
IS-95
AD6121
AD6122
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ANALOG DEVICES CDMA 3 V Receiver IF Subsystem with Integrated Voltage Regulator AD6121 FEATURES Fully C om pliant w ith IS98A and PCS Specifications CDMA, W-CDMA, AMPS and TACS O peration Linear IF A m plifier 5.9 dB Noise Figure -47.5 dB to +47 dB Linear-in-dB Gain Control
|
OCR Scan
|
AD6121
IS98A
AD6122)
AD6121
FMMT4403CT-ND
470nH
J18pF
|
PDF
|
C3582a-0-2
Abstract: AD9763 AD9763AST AD9763-EB AWG2021 transmission line transformer
Text: a FEATURES 10-Bit Dual Transmit DAC 125 MSPS Update Rate Excellent SFDR and IMD: 78 dBc Excellent Gain and Offset Matching: 0.1% Fully Independent or Single Resistor Gain Control Dual Port or Interleaved Data On-Chip 1.2 V Reference Single 5 V or 3 V Supply Operation
|
Original
|
10-Bit
48-Lead
AD9763
10-bit
updaAD9763
AD9763
C3582a-0-2
AD9763AST
AD9763-EB
AWG2021
transmission line transformer
|
PDF
|
HP8508A
Abstract: smt03 HP8116A C3438 AD6121 AD6121ARS AD6121ARSRL AD6122 AD830 HP34970A
Text: a CDMA 3 V Receiver IF Subsystem with Integrated Voltage Regulator AD6121 FEATURES Fully Compliant with IS98A and PCS Specifications CDMA, W-CDMA, AMPS and TACS Operation Linear IF Amplifier 5.9 dB Noise Figure –47.5 dB to +47 dB Linear-in-dB Gain Control
|
Original
|
AD6121
IS98A
AD6122)
AD6121
150nH
28-Lead
RS-28)
C3438
HP8508A
smt03
HP8116A
AD6121ARS
AD6121ARSRL
AD6122
AD830
HP34970A
|
PDF
|
