73128
Abstract: 100-PIN GVT73128A24 GVT73128S24 marking wc 8N
Text: GALVANTECH, INC. GVT73128A24/GVT73128S24 128K X 24 ASYNCHRONOUS SRAM ASYNCHRONOUS SRAM 128K x 24 SRAM +3.3V SUPPLY, THREE MEGABIT THREE CHIP ENABLES FEATURES GENERAL DESCRIPTION • • • • • • • The GVT73128A24 and GVT73128S24 are organized as a 131,072 x 24 SRAM using a four-transistor memory cell
|
Original
|
GVT73128A24/GVT73128S24
GVT73128A24
GVT73128S24
73128A24
73128S24
73128
100-PIN
marking wc 8N
|
PDF
|
VME-2128
Abstract: VMIACC-0132 scr drivers erni relay 24 v erni relay VMIVME-2128 vmic 2128 erni 96 pins connector 913.031 913.031 relay ERNI 07
Text: ✄ VMIVME-2128 128-bit High-Voltage Digital Output Board with Built-in-Test ✪✄✰✮✄✯❊❘●✄✬❙◗❚❊❘ • • • • • • • • • • • • • 128 bits of high-voltage outputs High-current drivers 600 mA sink Automatic surge current shutdown protection
|
Original
|
VMIVME-2128
128-bit
D32/D16/D08
39/3D
29/2D
CHARACTERISTIC1-800-322-3616
VME-2128
VMIACC-0132
scr drivers
erni relay 24 v
erni relay
VMIVME-2128
vmic 2128
erni 96 pins connector 913.031
913.031
relay ERNI 07
|
PDF
|
VMIVME 2536
Abstract: Panduit vmivme-2536 ITW Pancon 120-964-435 217F Panduit 120-964-435
Text: VMIVME-2536 32-Channel Optically Coupled Digital I/O Board with Built-in-Test • 32 optically coupled outputs • 32 optically coupled inputs • High isolation potential • • • • • • • — 1 kV sustained — 3.5 kV pulsed 8-, 16-, 32-bit data transfers
|
Original
|
VMIVME-2536
32-Channel
32-bit
VMIVME 2536
Panduit
vmivme-2536
ITW Pancon
120-964-435
217F
Panduit 120-964-435
|
PDF
|
RE8RB31BU
Abstract: LC1D40A RE8TA41BU A9F74 b40 B2 RECTIFIER 400V LC1DT60A LC1-D50A LC1D40008 XUX0ARCTT16T LR2K
Text: global specialist in energy management The architects of efficiency Singapore Mongolia Price List Catalogue 2013 Electrical Distribution, Automation & Control ! % 3% %3 3 '3 3 , 3 3% %3 ( +3 &-=33 &2/=
|
Original
|
197903476G)
MN-EC1113
SG-PL0413
RE8RB31BU
LC1D40A
RE8TA41BU
A9F74
b40 B2 RECTIFIER 400V
LC1DT60A
LC1-D50A
LC1D40008
XUX0ARCTT16T
LR2K
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74LVT16501A 3.3 V LVT 18-bit universal bus transceiver; 3-state Rev. 04 — 19 May 2006 Product data sheet 1. General description The 74LVT16501A is a high-performance BiCMOS product designed for VCC operation at 3.3 V. This device is an 18-bit universal transceiver featuring non-inverting 3-state bus
|
Original
|
74LVT16501A
18-bit
74LVT16501A
|
PDF
|
Intel 1103 DRAM
Abstract: intel 1103 intel 1103 ram nintendo lcd seagate Nintendo optical disk drive pioneer a9 ram nec 128K 8088 FM20L08 MR2A16A
Text: Circuit Cellar, the Magazine for Computer Applications. Reprinted by permission. For subscription information, call 860 875-2199, or www.circuitcellar.com. Entire contents copyright 2006 Circuit Cellar Inc. All rights reserved. SILICON UPDATE by Tom Cantrell
|
Original
|
20FRAM
20Products
on/Stefan-SRI-Stanford-BerkeleyMIT-022604
Intel 1103 DRAM
intel 1103
intel 1103 ram
nintendo lcd
seagate
Nintendo optical disk drive
pioneer a9
ram nec 128K 8088
FM20L08
MR2A16A
|
PDF
|
85T03GH
Abstract: L1085DG L1117LG C3209 transistor pc890 transistor C3795 c3746 transistor ADP3418K transistor R3907 transistor c3789
Text: 5 4 3 2 1 P5BW-MB Revision: 1.00 - 03/29/2006 VRD 11 on Board Intel Pentium processor 133/200/266 MHz Prescott & Cedar Mill & Presler & Conroe LGA-775 Pin Socket-T D 1.2V & STANDBY REGULATOR DATA CNTL ADDR 133/200/266 MHz D 100MHz CLOCK CK-505 SSOP 96 MHz
|
Original
|
LGA-775
CK-505
IDTCV174PVG
SLG84516S
100MHz
48MHz
200/266MHz
33MHz
18MHz
85T03GH
L1085DG
L1117LG
C3209 transistor
pc890
transistor C3795
c3746 transistor
ADP3418K
transistor R3907
transistor c3789
|
PDF
|
74LVT16501A
Abstract: 74LVT16501ADGG 74LVT16501ADL JESD78 SSOP56 TSSOP56
Text: 74LVT16501A 3.3 V LVT 18-bit universal bus transceiver; 3-state Rev. 04 — 19 May 2006 Product data sheet 1. General description The 74LVT16501A is a high-performance BiCMOS product designed for VCC operation at 3.3 V. This device is an 18-bit universal transceiver featuring non-inverting 3-state bus
|
Original
|
74LVT16501A
18-bit
74LVT16501A
74LVT16501ADGG
74LVT16501ADL
JESD78
SSOP56
TSSOP56
|
PDF
|
samsung lcd ic sem 2005
Abstract: Tablet PC R116 schematic C520B QUANTA JT1 R244D sem 2005 samsung monitor BCM5788 pc87541v-vpc transistor c871 micaz schematic
Text: 1 2 3 4 5 6 7 ZE1 AC/BATT CONNECTOR A REV:E2C DC/DC Dothan/Celeron-M Page 41 8 A CPU VR +1.2V/+2.5V CLOCKS Generator +1.05V/+1.5V +1.8V/+0.9V +3V/+5V 478 Micro-FCPGA BATT CHARGER +1.8VSUS EXT_LVDS CIRCUIT VGA CRT INT_VGA +1.8VSUS Page 28 INT_TVOUT 1257 PCBGA
|
Original
|
4X133MHZ
NV44MV
CH7307
39K/F
15K/F
TC74LVX4053FT
16K/F
samsung lcd ic sem 2005
Tablet PC R116 schematic
C520B
QUANTA JT1
R244D
sem 2005 samsung monitor
BCM5788
pc87541v-vpc
transistor c871
micaz schematic
|
PDF
|
JESD22-C101-C
Abstract: SSOP56 74LVT16500A 74LVT16500ADGG 74LVT16500ADL JESD78 TSSOP56
Text: 74LVT16500A 3.3 V 18-bit universal bus transceiver; 3-state Rev. 03 — 29 May 2006 Product data sheet 1. General description The 74LVT16500A is a high-performance BiCMOS product designed for VCC operation at 3.3 V. This device is an 18-bit universal transceiver featuring non-inverting 3-state bus
|
Original
|
74LVT16500A
18-bit
74LVT16500A
JESD22-C101-C
SSOP56
74LVT16500ADGG
74LVT16500ADL
JESD78
TSSOP56
|
PDF
|
GVT71128E36T-9
Abstract: CY7C1345A-117AC
Text: 345A CY7C1345A/GVT71128E36 128K x 36 Synchronous Flow-Through Burst SRAM Features • • • • • • • • • • • • • • • • eral circuitry and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input CLK . The synchronous inputs include all addresses, all data inputs, address-pipelining
|
Original
|
CY7C1345A/GVT71128E36
CY7C1345A/GVT71128E36
GVT71128E36T-9
CY7C1345A-117AC
|
PDF
|
GVT71128G36B-3
Abstract: GVT71128G36T-6
Text: 347A CY7C1347A/GVT71128G36 128K x 36 Synchronous Pipelined Burst SRAM Features • • • • • • • • • • • • • • • • • eral circuitry and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input CLK . The synchronous inputs include all addresses, all data inputs, address-pipelining
|
Original
|
CY7C1347A/GVT71128G36
CY7C1347A/GVT71128G36
GVT71128G36B-3
GVT71128G36T-6
|
PDF
|
transistor GW 93 H
Abstract: No abstract text available
Text: 345A CY7C1345A/GVT71128E36 128K x 36 Synchronous Flow-Through Burst SRAM Features • • • • • • • • • • • • • • • • eral circuitry and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input CLK . The synchronous inputs include all addresses, all data inputs, address-pipelining
|
Original
|
CY7C1345A/GVT71128E36
CY7C1345A/GVT71128E36
BG119)
transistor GW 93 H
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1347A/GVT71128G36 128K x 36 Synchronous Pipelined Burst SRAM Features • • • • • • • • • • • • • • • • • eral circuitry and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input CLK . The synchronous inputs include all addresses, all data inputs, address-pipelining
|
Original
|
CY7C1347A/GVT71128G36
CY7C1347A/GVT71128G36
BG119)
|
PDF
|
|
|
AMD am3 socket pinout
Abstract: AMD am2 socket pinout pinout AM3 AMD processor am3 socket pin diagram AMD Thermal Design Guide Processor socket am3 amd socket am3 pinout socket AM2 pinout pinout AM2 AMD processor AMD Thermal Design Guide socket am3 PC intel g31 MOTHERBOARD CIRCUIT diagram
Text: i960 RM/RN I/O Processor Design Guide June 1998 Order Number: 273139-001 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel’s Terms and Conditions of Sale for such products, Intel assumes no liability
|
Original
|
|
PDF
|
74ALVC162334A
Abstract: 74ALVC162334ADGG TSSOP48 TSSOP56 TSSOP56 package
Text: 74ALVC162334A 16-bit registered driver with inverted register enable and 30 Ω termination resistors 3-state Rev. 03 — 13 December 2006 Product data sheet 1. General description The 74ALVC162334A is a 16-bit universal bus driver. Data flow is controlled by
|
Original
|
74ALVC162334A
16-bit
74ALVC162334A
74ALVC162334ADGG
TSSOP48
TSSOP56
TSSOP56 package
|
PDF
|
74ALVCH16501
Abstract: 74ALVCH16501DGG SSOP56 TSSOP56
Text: 74ALVCH16501 18-bit universal bus transceiver; 3-state Rev. 03 — 2 April 2010 Product data sheet 1. General description The 74ALVCH16501 is an 18-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. Data flow in each direction is
|
Original
|
74ALVCH16501
18-bit
74ALVCH16501
74ALVCH16501DGG
SSOP56
TSSOP56
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74LVT16374A; 74LVTH16374A 3.3 V 16-bit edge-triggered D-type flip-flop; 3-state Rev. 06 — 18 January 2010 Product data sheet 1. General description The 74LVT16374A; 74LVTH16374A are high performance BiCMOS products designed for VCC operation at 3.3 V. This device is a 16-bit edge-triggered D-type flip-flop featuring non-inverting 3-state
|
Original
|
74LVT16374A;
74LVTH16374A
16-bit
74LVTH16374A
LVTH16374A
|
PDF
|
74LVC16374A
Abstract: 74LVC16374ADGG 74LVC16374ADL 74LVCH16374A 74LVCH16374ADGG 74LVCH16374ADL
Text: 74LVC16374A; 74LVCH16374A 16-bit edge-triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state Rev. 07 — 23 March 2010 Product data sheet 1. General description The 74LVC16374A and 74LVCH16374A are 16-bit edge-triggered flip-flops featuring separate D-type inputs with bus hold 74LVCH16374A only for each flip-flop and 3-state
|
Original
|
74LVC16374A;
74LVCH16374A
16-bit
74LVC16374A
74LVCH16374A
LVCH16374A
74LVC16374ADGG
74LVC16374ADL
74LVCH16374ADGG
74LVCH16374ADL
|
PDF
|
CY7C1325A-100AC
Abstract: gvt71256e18
Text: 325A CY7C1325A/GVT71256E18 256K x 18 Synchronous Flow-Through Burst SRAM Features • • • • • • • • • • • • • • • • The CY7C1325A/GVT71256E18 SRAM integrates 262,144x18 SRAM cells with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. All
|
Original
|
CY7C1325A/GVT71256E18
144x18
CY7C1325A/GVT71256E18
CY7C1325A-100AC
gvt71256e18
|
PDF
|
AMD am3 socket pinout
Abstract: AMD am2 socket pinout amd socket am3 pinout g31 m7 te MOTHERBOARD CIRCUIT diagram pinout AM3 AMD processor AMD 140 Socket AM3 intel 915 MOTHERBOARD pcb CIRCUIT diagram intel 915 motherboard schematic PC MOTHERBOARD 915 - M5 circuit diagram AMD socket AM2 pinout
Text: Intel i960® RM/RN I/O Processor Design Guide June 2000 Order Number: 273139-002 Intel® i960® RM/RN I/O Processor Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual
|
Original
|
|
PDF
|
g31 m7 te MOTHERBOARD CIRCUIT diagram
Abstract: intel 915 motherboard schematic pinout AM3 AMD processor AMD am3 socket pinout amd socket am3 pinout AMD am2 socket pinout AMD AM2 motherboard schematic diagram AMD Thermal Design Guide Processor socket am3 intel 915 MOTHERBOARD pcb CIRCUIT diagram PC MOTHERBOARD 915 - M5 circuit diagram
Text: Intel i960® RM/RN I/O Processor Design Guide April 2002 Order Number: 273139-004 Intel® i960® RM/RN I/O Processor Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual
|
Original
|
|
PDF
|
7404 signetics
Abstract: GBA ST1 VSBC-2 ibm hardware mca mca ibm
Text: Philips Components-Signetics PLHS501 Application Notes Vol. 2 Programmable Logic Devices INTRODUCTION This document is written assuming the reader is familiar with Signetics PLHS501. As well, we shall assume familiarity with the predecessor document “Designing with PML”
|
OCR Scan
|
PLHS501
PLHS501.
PLHS501
16-bit
7404 signetics
GBA ST1
VSBC-2
ibm hardware mca
mca ibm
|
PDF
|
74129
Abstract: No abstract text available
Text: JUN 2 5 1992 ADVAN CE INFOR M ATIO N Advanced Micro Devices Am486 DX Microprocessor High-Performance, 32-Bit Microprocessor DISTINCTIVE CHARACTERISTICS • Binary Compatible with Large Software Base High-Performance Design — MS-DOS, OS/2, Windows — Frequent Instructions Execute in One Clock
|
OCR Scan
|
Am486â
32-Bit
25-MHz,
33-MHz,
50-MHz
160-Mb/s
CUS-15
5M-5/92-0
74129
|
PDF
|
