Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LVCMOS33D Search Results

    LVCMOS33D Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    lfxp2-40e

    Abstract: LVCMOS25 LD48 LFXP2-17E-5FTN256C HB1004 ispLEVER project Navigator route place LFXP2-5E-5QN IPUG35 LFXP2-8E
    Text: LatticeXP2 Family Handbook HB1004 Version 02.9, May 2011 LatticeXP2 Family Handbook Table of Contents May 2011 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1


    Original
    HB1004 TN1144 TN1220. TN1143 lfxp2-40e LVCMOS25 LD48 LFXP2-17E-5FTN256C ispLEVER project Navigator route place LFXP2-5E-5QN IPUG35 LFXP2-8E PDF

    LCMXO2-1200HC-4TG100C

    Abstract: LCMXO2-256HC-4TG100I LCMXO2-1200 tn1200 lcmxo2 LCMXO2-1200HC-4TG100 LCMXO2-2000 LCMXO2-7000 MachXO2-1200 LCMXO2-4000HC
    Text: MachXO2 Family Handbook HB1010 Version 01.0, November 2010 MachXO2 Family Handbook Table of Contents November 2010 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original
    HB1010 LCMXO2-1200HC-4TG100C LCMXO2-256HC-4TG100I LCMXO2-1200 tn1200 lcmxo2 LCMXO2-1200HC-4TG100 LCMXO2-2000 LCMXO2-7000 MachXO2-1200 LCMXO2-4000HC PDF

    TN1178

    Abstract: DDR3 DIMM footprint LVCMOS15 LVCMOS25 LVCMOS33 SSTL15D k2xsc
    Text: LatticeECP3 High-Speed I/O Interface June 2010 Technical Note TN1180 Introduction LatticeECP3 devices support high-speed I/O interfaces, including Double Data Rate DDR and Single Data Rate (SDR) interfaces, using the logic built into the Programmable I/O (PIO). SDR applications capture data on one


    Original
    TN1180 TN1178 DDR3 DIMM footprint LVCMOS15 LVCMOS25 LVCMOS33 SSTL15D k2xsc PDF

    Untitled

    Abstract: No abstract text available
    Text: LatticeECP3 Family Data Sheet DS1021 Version 02.1EA, February 2012 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support


    Original
    DS1021 DS1021 8b10b, 10-bit other3-17EA, 328-ball LatticeECP3-17EA, PDF

    LFE3-17EA

    Abstract: LFE3-35EA-6FN484C DS1021 ECP3-35 ECP3-95 16x4-Bit convolution encoders LFE335EA6FN484C LFE3-35EA-8FN484C LFE3-95EA-6FN484C
    Text: LatticeECP3 Family Data Sheet DS1021 Version 01.9EA, July 2011 LatticeECP3 Family Data Sheet Introduction December 2010 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support


    Original
    DS1021 DS1021 8b10b, 10-bit LatticeECP3-17EA 256-ball LatticeECP-35EA 256ball LFE3-17EA LFE3-35EA-6FN484C ECP3-35 ECP3-95 16x4-Bit convolution encoders LFE335EA6FN484C LFE3-35EA-8FN484C LFE3-95EA-6FN484C PDF

    DS1009J

    Abstract: 16J3 TN1137 dsp-219 TN1141 LVCMOS25
    Text: Aug. 2012 LatticeXP2 データシート LatticeXP2 ファミリ・データシート DS1009J Version 01.8b, August 2012 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders.


    Original
    DS1009J 7k10k TN1139, TN1144 TN1220 csBGA144 16J3 TN1137 dsp-219 TN1141 LVCMOS25 PDF

    417 847

    Abstract: No abstract text available
    Text: DS1006J_ver3.9 Jan. 2012 あ LatticeECP2/M ファミリ・データシート DS1006J Version 03.9, Jan. 2012 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders.


    Original
    DS1006J ECP2-70EBRECP2M100I/O 2-14LVCMOS33DDS25E ECP2M50/70/100GPLL/SPLL 417 847 PDF

    Untitled

    Abstract: No abstract text available
    Text: MachXO2 Family Data Sheet DS1035 Version 2.6, July 2014 MachXO2 Family Data Sheet Introduction February 2014 Features Data Sheet DS1035  Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks for high-speed I/O  interfaces top and bottom sides only


    Original
    DS1035 DS1035 LCMXO2-2000ZE-1UWG49ITR UWG49 LCMXO2-2000ZE-1UWG49CTR PDF

    Untitled

    Abstract: No abstract text available
    Text: LatticeXP2 Family Data Sheet DS1009 Version 2.1, August 2014 LatticeXP2 Family Data Sheet Introduction February 2012 Data Sheet DS1009  Flexible I/O Buffer Features • sysIO™ buffer supports: – LVCMOS 33/25/18/15/12; LVTTL – SSTL 33/25/18 class I, II


    Original
    DS1009 DS1009 HSTL15 HSTL18 PDF

    DS1047

    Abstract: No abstract text available
    Text: MachXO3L Family Data Sheet Advance DS1047 Version 00.2, February 2014 MachXO3L Family Data Sheet Introduction February 2014 Advance Data Sheet DS1047 Features  Solutions • • • • • • • • • • Smallest footprint, lowest power, high data


    Original
    DS1047 DS1047 PDF

    Untitled

    Abstract: No abstract text available
    Text: LatticeECP5 Family Handbook HB1012 Version 01.0, March 2014 Table of Contents LatticeECP5 Family Handbook Section I. LatticeECP5 Family Data Sheet Introduction Features . 1-1


    Original
    HB1012 HB1012 PDF

    Untitled

    Abstract: No abstract text available
    Text: LatticeECP3 Family Data Sheet DS1021 Version 02.5EA, February 2014 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support


    Original
    DS1021 DS1021 8b10b, 10-bit PDF

    ISA CODE VHDL

    Abstract: 16x4 ram VERILOG IPUG35
    Text: LatticeXP2 Family Handbook HB1004 Version 02.3, January 2009 LatticeXP2 Family Handbook Table of Contents January 2009 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1


    Original
    HB1004 TN1130 TN1141 TN1143, ISA CODE VHDL 16x4 ram VERILOG IPUG35 PDF

    prbs pattern generator using vhdl

    Abstract: BUT16
    Text: LatticeECP2/M Family Handbook HB1003 Version 04.9, April 2011 LatticeECP2/M Family Handbook Table of Contents April 2011 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1


    Original
    HB1003 TN1113 TN1149 TN1102 TN1103 TN1105 TN1107 TN1108 TN1109 TN1124 prbs pattern generator using vhdl BUT16 PDF

    Untitled

    Abstract: No abstract text available
    Text: LA-LatticeXP2 Family Data Sheet DS1024 Version 01.3, January 2012 LA-LatticeXP2 Family Data Sheet Introduction January 2012 Data Sheet DS1024 Features  Flexible I/O Buffer • sysIO buffer supports: – LVCMOS 33/25/18/15/12; LVTTL – SSTL 33/25/18 class I, II


    Original
    DS1024 DS1024 HSTL15 HSTL18 AEC-Q100 PDF

    LAXP2-5E-5TN144E

    Abstract: DS1024 TN1137 AEC-Q100 turbo encoder simulink QNEG01
    Text: LA-LatticeXP2 Family Data Sheet DS1024 Version 01.1, August 2008 LA-LatticeXP2 Family Data Sheet Introduction June 2008 Data Sheet DS1024 • Flexible I/O Buffer Features • sysIO buffer supports: – LVCMOS 33/25/18/15/12; LVTTL – SSTL 33/25/18 class I, II


    Original
    DS1024 DS1024 HSTL15 HSTL18 AEC-Q100 LAXP2-5E-5TN144E TN1137 turbo encoder simulink QNEG01 PDF

    ECP3EA

    Abstract: LFE3-95EA-6FN484C Socket 1156 VID pinout DDR3 timing lfe3-17ea-6fn484c lfe3 LFE3-17EA6FN484C
    Text: LatticeECP3 Family Data Sheet DS1021 Version 02.2EA, April 2012 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support


    Original
    DS1021 DS1021 8b10b, 10-bit LatticeECP3-17EA, 328-ball ECP3EA LFE3-95EA-6FN484C Socket 1156 VID pinout DDR3 timing lfe3-17ea-6fn484c lfe3 LFE3-17EA6FN484C PDF

    LFXP2-5E-5QN208C

    Abstract: ld33 LFXP2-5E-5M132C XP2 LFXP2-5E-5QN208C LD33 F LFXP2-5E lfxp2-8E lattice xp2 LFXP2-8E-5QN208C IPUG35
    Text: LatticeXP2 Family Handbook HB1004 Version 02.4, May 2009 LatticeXP2 Family Handbook Table of Contents May 2009 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1


    Original
    HB1004 TN1130 TN1136 TN1137 TN1138 TN1141 LFXP2-5E-5QN208C ld33 LFXP2-5E-5M132C XP2 LFXP2-5E-5QN208C LD33 F LFXP2-5E lfxp2-8E lattice xp2 LFXP2-8E-5QN208C IPUG35 PDF

    Untitled

    Abstract: No abstract text available
    Text: SE C E U DA L R a T R A tt EN S ic e T HE EC IN E P FO T 3 F R O EA M R A TI O N LatticeECP3 Family Data Sheet Preliminary DS1021 Version 01.6, March 2010 LatticeECP3 Family Data Sheet Introduction November 2009 Preliminary Data Sheet DS1021 Features • Dedicated read/write levelling functionality


    Original
    DS1021 DS1021 LFE3-150EA LatticeECP3-70EA LatticeECP395EA LatticeECP3-95EA PDF

    MACHXO2 7000 pinout

    Abstract: MachXO2-4000
    Text: MachXO2 Family Data Sheet DS1035 Version 02.3, December 2013 MachXO2 Family Data Sheet Introduction January 2013 Features Data Sheet DS1035  Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks for high-speed I/O  interfaces top and bottom sides only


    Original
    DS1035 DS1035 0A-13. MACHXO2 7000 pinout MachXO2-4000 PDF

    vhdl code for I2C WISHBONE interface

    Abstract: No abstract text available
    Text: MachXO2 Family Handbook HB1010 Version 02.8, August 2012 MachXO2 Family Handbook Table of Contents August 2012 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original
    HB1010 TN1206 TN1205 TN1200, TN1199 TN1204 TN1246 vhdl code for I2C WISHBONE interface PDF

    lattice MachXO2 Pinouts files

    Abstract: MachXO2-4000 vhdl code for I2C WISHBONE interface
    Text: MachXO2 Family Handbook HB1010 Version 03.5, October 2012 MachXO2 Family Handbook Table of Contents October 2012 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original
    HB1010 TN1199 TN1208, TN1206 TN1204 TN1208 TN1205 lattice MachXO2 Pinouts files MachXO2-4000 vhdl code for I2C WISHBONE interface PDF

    Untitled

    Abstract: No abstract text available
    Text: MachXO2 Family Data Sheet DS1035 Version 02.1, June 2013 MachXO2 Family Data Sheet Introduction January 2013 Features Data Sheet DS1035  Flexible On-Chip Clocking • Eight primary clocks • Up to two edge clocks for high-speed I/O  interfaces top and bottom sides only


    Original
    DS1035 DS1035 MachXO2-4000HE PDF

    Untitled

    Abstract: No abstract text available
    Text: MachXO2 Family Handbook HB1010 Version 03.8, May 2013 MachXO2 Family Handbook Table of Contents May 2013 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original
    HB1010 TN1204 TN1208 TN1205 TN1246 TN1198 TN1206 TN1202 TN1203 PDF