Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    BB256 Search Results

    BB256 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    100-Ball

    Abstract: 288-ball
    Text: Package Diagrams Thin Ball Grid Array Packages 100-Ball Thin Ball Grid Array 11 x 11 x 1.4 mm BB100 51-85107 1 Package Diagrams 165-Ball FBGA (13 x 15 x 1.35 mm) BB165 51-85122 2 Package Diagrams 172-Ball FBGA BB172 51-85114 3 Package Diagrams 256-Ball Thin Ball Grid Array (17 x 17 mm) BB256


    Original     		PDF 100-Ball BB100 165-Ball BB165 172-Ball BB172 256-Ball BB256 1-85108-A 288-Ball

    Untitled

    Abstract: No abstract text available
    Text: ADVANCE INFORMATION 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES 16 QUEUES 18 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits • • • FEATURES: • • • • • • • • • • • • Choose from among the following memory density options:


    Original     		PDF IDT72T51433 IDT72T51443 IDT72T51453 72T51433 72T51443 72T51453 drw39

    Untitled

    Abstract: No abstract text available
    Text: ADVANCE INFORMATION IDT72T51333 IDT72T51343 IDT72T51353 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES 8 QUEUES 18 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits • • • • FEATURES: • • • • • • • • • • • Choose from among the following memory density options:


    Original     		PDF IDT72T51333 IDT72T51343 IDT72T51353 72T51333 72T51343 72T51353 drw36

    CYD01S36V

    Abstract: CYD02S36V CYD04S36V CYD09S36V CYD18S36V 1.0mm pitch BGA
    Text: CYD01S36V CYD02S36V/CYD04S36V CYD09S36V/CYD18S36V PRELIMINARY FLEx36TM 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM Features Functional Description • True dual-ported memory cells that allow simultaneous access of the same memory location The FLEx36 family includes 1-Mbit, 2-Mbit, 4-Mbit, 9-Mbit and


    Original     		PDF CYD01S36V CYD02S36V/CYD04S36V CYD09S36V/CYD18S36V FLEx36TM 32K/64K/128K/256K/512 FLEx36 18-Mbit CYD01S36V CYD02S36V CYD04S36V CYD09S36V CYD18S36V 1.0mm pitch BGA

    IDT72T51236

    Abstract: IDT72T51246 IDT72T51256
    Text: 2.5V MULTI-QUEUE FIFO 4 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits FEATURES: • • • • • • • • • • • • • • • Choose from among the following memory density options: IDT72T51236  Total Available Memory = 589,824 bits


    Original     		PDF IDT72T51236 IDT72T51246 IDT72T51256 -IDT72T51236: -IDT72T5to BB256-1) 72T51236 72T51346 72T51256 drw35 IDT72T51236 IDT72T51246 IDT72T51256

    72T51436

    Abstract: 72T51446 IDT72T51436 IDT72T51446 IDT72T51456 multi-queue
    Text: 2.5V MULTI-QUEUE FIFO 16 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits FEATURES: • • • • • • • • • • • • • • • • Choose from among the following memory density options: IDT72T51436  Total Available Memory = 589,824 bits


    Original     		PDF IDT72T51436 IDT72T51446 IDT72T51456 BB256-1) 72T51436 72T51446 72T51456 drw37 72T51436 72T51446 IDT72T51436 IDT72T51446 IDT72T51456 multi-queue

    IDT72T51333

    Abstract: IDT72T51343 IDT72T51353
    Text: 2.5V MULTI-QUEUE FIFO 8 QUEUES 18 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits FEATURES: • • • • • • • • • • • • • • • Choose from among the following memory density options: IDT72T51333  Total Available Memory = 589,824 bits


    Original     		PDF IDT72T51333 IDT72T51343 IDT72T51353 -IDT72T51333: BB256-1) 72T51333 72T51343 72T51353 drw32 IDT72T51333 IDT72T51343 IDT72T51353

    72T51546

    Abstract: 72T51556 IDT72T51546 IDT72T51556
    Text: 2.5V MULTI-QUEUE FIFO 32 QUEUES 36 BIT WIDE CONFIGURATION 1,179,648 bits 2,359,296 bits FEATURES: • • • • • • • • • • • • • • • • Choose from among the following memory density options: IDT72T51546  Total Available Memory = 1,179,648 bits


    Original     		PDF IDT72T51546 IDT72T51556 BB256-1) 72T51546 72T51556 drw37 72T51546 72T51556 IDT72T51546 IDT72T51556

    IDT72V51433

    Abstract: IDT72V51443 IDT72V51453
    Text: 3.3V MULTI-QUEUE FLOW-CONTROL DEVICES 16 QUEUES 18 BIT WIDE CONFIGURATION 589,824 bits 1,179,648 bits 2,359,296 bits • • • • FEATURES: • • • • • • • • • • Choose from among the following memory density options: IDT72V51433  Total Available Memory = 589,824 bits


    Original     		PDF IDT72V51433 IDT72V51443 IDT72V51453 -IDT72Vrol drw34 IDT72V51433 IDT72V51443 IDT72V51453

    5B1 International Rectifier

    Abstract: 446H BE 4CA diode BFE 75A 451H 729h 751H BFE 73A INTERNATIONAL RECTIFIER 432h S4 6ba
    Text: Octal T1/E1/J1 Long Haul / Short Haul Transceiver IDT82P2288 Version April 25, 2003 2975 Stender Way, Santa Clara, Califormia 95054 Telephone: 800 345-7015 • TWX: 910-338-2070 • FAX: (408) 492-8674 Printed in U.S.A. 2001 Integrated Device Technology, Inc.


    Original     		PDF IDT82P2288 oDT82P2288 BB256) 82P2288 5B1 International Rectifier 446H BE 4CA diode BFE 75A 451H 729h 751H BFE 73A INTERNATIONAL RECTIFIER 432h S4 6ba

    Untitled

    Abstract: No abstract text available
    Text: 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES 32 QUEUES 18 BIT WIDE CONFIGURATION 1,179,648 bits 2,359,296 bits • • • FEATURES: • • • • • • • • • • • • • Choose from among the following memory density options: IDT72T51543  Total Available Memory = 1,179,648 bits


    Original     		PDF IDT72T51543 IDT72T51553 BB256-1) 72T51543 72T51553 drw39

    Untitled

    Abstract: No abstract text available
    Text: 3.3V MULTI-QUEUE FLOW-CONTROL DEVICES 32 QUEUES 36 BIT WIDE CONFIGURATION IDT72V51546 IDT72V51556 1,179,648 bits 2,359,296 bits • • FEATURES: • • • • • • • • • • • • Choose from among the following memory density options: IDT72V51546  Total Available Memory = 1,179,648 bits


    Original     		PDF IDT72V51546 IDT72V51556 drw39

    CY37512P208-100UMB

    Abstract: CY37512P208-100UM CY37032VP44-100AI CY37256P160-83UM CY37064P44-154YMB CY37256P160-125UMB CERAMIC leaded CHIP CARRIER CLCC 68
    Text: Family PRELIMINARY Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs Features General Description • In-System Reprogrammable ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes don’t cause pinout changes — Design changes don’t cause timing changes


    Original     		PDF Ultra37000TM 222-MHz CY37512P208-100UMB CY37512P208-100UM CY37032VP44-100AI CY37256P160-83UM CY37064P44-154YMB CY37256P160-125UMB CERAMIC leaded CHIP CARRIER CLCC 68

    Untitled

    Abstract: No abstract text available
    Text: CY37256V UltraLogic 3.3V 256-Macrocell ISR™ CPLD — tPD = 12 ns Features — tS = 7.0 ns • 256 macrocells in sixteen logic blocks • 3.3V In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming • • • • • • • •


    Original     		PDF CY37256V 256-Macrocell

    FullFlex36

    Abstract: No abstract text available
    Text: FullFlex FullFlex Synchronous DDR Dual-Port SRAM Features • True dual-ported memory allows simultaneous access to the shared array from each port • Synchronous pipelined operation with selectable Double Data Rate DDR or Single Data Rate (SDR) operation on each port


    Original     		PDF 36-Gb/s 484-ball 256-ball FullFlex72 CYDD36S72V18) CYDD18S72V1t 27mmx27mmx2 36Mx36 36Mx18 FullFlex36

    FullFlex36

    Abstract: No abstract text available
    Text: PRELIMINARY FullFlex Synchronous DDR Dual-Port SRAM Features • True dual-ported memory allows simultaneous access to the shared array from each port • Synchronous pipelined operation with selectable Double Data Rate DDR or Single Data Rate (SDR) operation on each port


    Original     		PDF 36-Gb/s 484-ball 256-ball FullFlex72 CYDD36S72V18) CYDD18S72V18 XS36V18 CYDXXS18V18 BW256 FullFlex36

    FullFlex36

    Abstract: No abstract text available
    Text: FullFlex FullFlex Synchronous DDR Dual-Port SRAM Features • True dual-ported memory allows simultaneous access to the shared array from each port • Synchronous pipelined operation with selectable Double Data Rate DDR or Single Data Rate (SDR) operation on each port


    Original     		PDF 36-Gb/s 484-ball 256-ball FullFlex72 CYDD36S72V18) CYDD18S72V1mation 27mmx27mmx2 36Mx36 36Mx18 FullFlex36

    IDT72V7250

    Abstract: IDT72V7260 IDT72V7270 IDT72V7280 IDT72V7290 IDT72V72100 IDT72V7230 IDT72V7240 are d68 hf no 72V7250
    Text: 3.3 VOLT HIGH-DENSITY SUPERSYNC II 72-BIT FIFO 512 x 72, 1,024 x 72 2,048 x 72, 4,096 x 72 8,192 x 72, 16,384 x 72 32,768 x 72, 65,536 x 72 • • • FEATURES: • • • • • • • Choose among the following memory organizations: IDT72V7230  512 x 72


    Original     		PDF 72-BIT IDT72V7230 IDT72V7240 IDT72V7250 IDT72V7260 IDT72V7270 IDT72V7280 IDT72V7290 IDT72V72100 drw35 IDT72V7250 IDT72V7260 IDT72V7270 IDT72V7280 IDT72V7290 IDT72V72100 IDT72V7230 IDT72V7240 are d68 hf no 72V7250

    38K30

    Abstract: DELTA39K
    Text: USE DELTA39K FOR Quantum38K™ ISR™ ALL NEW DESIGNS CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and


    Original     		PDF DELTA39KTM Quantum38KTM 16-Kb 48-Kb 125-MHz 18-mm Quantum38K30 Quantum38K50 Quantum38K Delta39K 38K30

    IDT72T51336

    Abstract: IDT72T51346 IDT72T51356
    Text: PRELIMINARY IDT72T51336 IDT72T51346 IDT72T51356 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES 8 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits • • • FEATURES: • • • • • • • • • • • • Choose from among the following memory density options:


    Original     		PDF IDT72T51336 IDT72T51346 IDT72T51356 72T51336 72T51346 72T51356 drw42 IDT72T51336 IDT72T51346 IDT72T51356

    IDT72T51236

    Abstract: IDT72T51246 IDT72T51256
    Text: PRELIMINARY IDT72T51236 IDT72T51246 IDT72T51256 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES 4 QUEUES 36 BIT WIDE CONFIGURATION 589,824 bits, 1,179,648 bits and 2,359,296 bits • • FEATURES: • • • • • • • • • • • • Choose from among the following memory density options:


    Original     		PDF IDT72T51236 IDT72T51246 IDT72T51256 72T51236 72T51246 72T51256 drw42 IDT72T51236 IDT72T51246 IDT72T51256

    FullFlex36

    Abstract: No abstract text available
    Text: CYDXXS72V18 CYDXXS36V18 CYDXXS18V18 FullFlex Synchronous SDR Dual Port SRAM FullFlex™ Synchronous SDR Dual Port SRAM Features Functional Description • True dual port memory enables simultaneous access the shared array from each port ■ Synchronous pipelined operation with single data rate SDR


    Original     		PDF CYDXXS72V18 CYDXXS36V18 CYDXXS18V18 18-Mbit, 36-Mbit FullFlex72 72-bit FullFlex36

    psoc c code for ring counter

    Abstract: No abstract text available
    Text: CYD02S36V/36VA FLEx36 3.3 V 64K x 36 Synchronous Dual-Port RAM Features Functional Description • True dual-ported memory cells that enable simultaneous access of the same memory location ■ Synchronous pipelined operation ■ Pipelined output mode allows fast operation


    Original     		PDF CYD02S36V/36VA FLEx36TM FLEx36 FLEx36-E psoc c code for ring counter

    clcc land pattern

    Abstract: CY37512VP208-66UMB CY37032VP44-100AI CY37064P44-154YMB CY37256P160-125UMB TO-220AB/clcc land pattern
    Text: CYPRESS PRELIMINARY Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs General Description Features • In-System Reprogram mable ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes don’t cause pinout changes — Design changes don’t cause timing changes


    OCR Scan     		PDF Ultra37000TM Ultra37000 22V10 clcc land pattern CY37512VP208-66UMB CY37032VP44-100AI CY37064P44-154YMB CY37256P160-125UMB TO-220AB/clcc land pattern