Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    AN42468 Search Results

    AN42468 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    AN4065

    Abstract: AN4246
    Text: AN42468 On-Die Termination for QDR II+/DDRII+ SRAMs Author: Jayasree Nayar Associated Project: No Associated Part Family: Software Version: NA Associated Application Notes: AN4065 - QDR™-II, QDR-II+,


    Original     		PDF AN42468 CY7C21xxKV18 CY7C22xxKV18 CY7C25xxKV18 CY7C26xxKV18 AN4065 AN42468 65-nm AN4246

    CY7C2663KV18

    Abstract: CY7C2665KV18 3M Touch Systems CY7C2663KV18-450BZXC
    Text: CY7C2663KV18, CY7C2665KV18 144-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports


    Original     		PDF CY7C2663KV18, CY7C2665KV18 144-Mbit 550-MHz CY7C2663KV18: CY7C2665KV18: CY7C2663KV18 CY7C2665KV18 3M Touch Systems CY7C2663KV18-450BZXC

    Untitled

    Abstract: No abstract text available
    Text: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports


    Original     		PDF CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz

    Untitled

    Abstract: No abstract text available
    Text: CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports


    Original     		PDF CY7C2644KV18 144-Mbit 333-MHz

    Untitled

    Abstract: No abstract text available
    Text: CY7C2670KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 144-Mbit density (14 M x 36) With Read Cycle Latency of 2.5 cycles:


    Original     		PDF CY7C2670KV18 144-Mbit 550-MHz

    3M Touch Systems

    Abstract: No abstract text available
    Text: CY7C2670KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 144-Mbit density (14 M x 36) With Read Cycle Latency of 2.5 cycles:


    Original     		PDF CY7C2670KV18 144-Mbit 550-MHz 3M Touch Systems

    3M Touch Systems

    Abstract: No abstract text available
    Text: CY7C2670KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 144-Mbit density (14 M x 36) With Read Cycle Latency of 2.5 cycles:


    Original     		PDF CY7C2670KV18 144-Mbit 550-MHz 3M Touch Systems

    Untitled

    Abstract: No abstract text available
    Text: CY7C2663KV18/CY7C2665KV18 144-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports


    Original     		PDF CY7C2663KV18/CY7C2665KV18 144-Mbit 550-MHz

    D2618

    Abstract: 3M Touch Systems
    Text: CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports


    Original     		PDF CY7C2644KV18 144-Mbit 333-MHz CY7C2644KV18 D2618 3M Touch Systems

    Untitled

    Abstract: No abstract text available
    Text: CY7C2663KV18/CY7C2665KV18 144-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports


    Original     		PDF CY7C2663KV18/CY7C2665KV18 144-Mbit 550-MHz

    3M Touch Systems

    Abstract: CY7C2663KV18-450BZXC
    Text: CY7C2663KV18, CY7C2665KV18 144-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports


    Original     		PDF CY7C2663KV18, CY7C2665KV18 144-Mbit 550-MHz CY7C2663KV18: CY7C2665KV18: 3M Touch Systems CY7C2663KV18-450BZXC

    hyperlynx

    Abstract: AN4065 AN4065 001-15486 Rev. B Design Guide IN3663 AN4246
    Text: QDR -II, QDR-II+, DDR-II, and DDR-II+ Design Guide AN4065 Author: Vipul Badoni Associated Project: No Associated Application Notes: None Introduction Cypress Quad Data Rate QDR-IIQDR-II+, DDR-II, and DDR-II+ SRAMs address the high-bandwidth requirements


    Original     		PDF AN4065 167MHz 550MHz hyperlynx AN4065 AN4065 001-15486 Rev. B Design Guide IN3663 AN4246

    3M Touch Systems

    Abstract: No abstract text available
    Text: CY7C2670KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 144-Mbit density (14 M x 36) With Read Cycle Latency of 2.5 cycles:


    Original     		PDF CY7C2670KV18 144-Mbit 550-MHz 3M Touch Systems

    3M Touch Systems

    Abstract: No abstract text available
    Text: CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports


    Original     		PDF CY7C2644KV18 144-Mbit 333-MHz CY7C2644KV18 3M Touch Systems

    3M Touch Systems

    Abstract: No abstract text available
    Text: CY7C2666KV18, CY7C2677KV18 CY7C2668KV18, CY7C2670KV18 144-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 144-Mbit density (16 M x 8, 16 M × 9, 8 M × 18, 4 M × 36)


    Original     		PDF CY7C2666KV18, CY7C2677KV18 CY7C2668KV18, CY7C2670KV18 144-Mbit CY7C2666KV18 CY7C2677KV18 CY7C2668KV18 3M Touch Systems

    3M Touch Systems

    Abstract: CY7C2663KV18-450BZXC
    Text: CY7C2661KV18, CY7C2676KV18 CY7C2663KV18, CY7C2665KV18 144-Mbit QDR II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports


    Original     		PDF 144-Mbit CY7C2661KV18, CY7C2676KV18 CY7C2663KV18, CY7C2665KV18 550-MHz CY7C2661KV18: CY7C2676KV18: CY7C2663KV18: 3M Touch Systems CY7C2663KV18-450BZXC

    Untitled

    Abstract: No abstract text available
    Text: CY7C2670KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 144-Mbit density (4 M x 36) With Read Cycle Latency of 2.5 cycles:


    Original     		PDF CY7C2670KV18 144-Mbit 550-MHz

    Untitled

    Abstract: No abstract text available
    Text: CY7C25442KV18 72-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 72-Mbit QDR® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports ❐ Supports concurrent transactions


    Original     		PDF CY7C25442KV18 72-Mbit 333-MHz

    Untitled

    Abstract: No abstract text available
    Text: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports


    Original     		PDF CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz

    Untitled

    Abstract: No abstract text available
    Text: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports


    Original     		PDF CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz

    CY7C2644KV18-333BZI

    Abstract: 3M Touch Systems
    Text: CY7C2640KV18, CY7C2655KV18 CY7C2642KV18, CY7C2644KV18 144-Mbit QDR II+ SRAM 2-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features Configurations Separate independent read and write data ports


    Original     		PDF 144-Mbit CY7C2640KV18, CY7C2655KV18 CY7C2642KV18, CY7C2644KV18 CY7C2640KV18 CY7C2655KV18 CY7C2642KV18 CY7C2644KV18-333BZI 3M Touch Systems

    Untitled

    Abstract: No abstract text available
    Text: CY7C2642KV18/CY7C2644KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 144-Mbit QDR ® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports


    Original     		PDF CY7C2642KV18/CY7C2644KV18 144-Mbit 333-MHz