3M Touch Systems
Abstract: No abstract text available
Text: CY7C2666KV18, CY7C2677KV18 CY7C2668KV18, CY7C2670KV18 144-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 144-Mbit density (16 M x 8, 16 M × 9, 8 M × 18, 4 M × 36)
|
Original
|
PDF
|
CY7C2666KV18,
CY7C2677KV18
CY7C2668KV18,
CY7C2670KV18
144-Mbit
CY7C2666KV18
CY7C2677KV18
CY7C2668KV18
3M Touch Systems
|
Untitled
Abstract: No abstract text available
Text: CY7C2670KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 144-Mbit density (14 M x 36) With Read Cycle Latency of 2.5 cycles:
|
Original
|
PDF
|
CY7C2670KV18
144-Mbit
550-MHz
|
3M Touch Systems
Abstract: No abstract text available
Text: CY7C2670KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 144-Mbit density (14 M x 36) With Read Cycle Latency of 2.5 cycles:
|
Original
|
PDF
|
CY7C2670KV18
144-Mbit
550-MHz
3M Touch Systems
|
3M Touch Systems
Abstract: No abstract text available
Text: CY7C2670KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 144-Mbit density (14 M x 36) With Read Cycle Latency of 2.5 cycles:
|
Original
|
PDF
|
CY7C2670KV18
144-Mbit
550-MHz
3M Touch Systems
|
3M Touch Systems
Abstract: No abstract text available
Text: CY7C2670KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 144-Mbit density (14 M x 36) With Read Cycle Latency of 2.5 cycles:
|
Original
|
PDF
|
CY7C2670KV18
144-Mbit
550-MHz
3M Touch Systems
|
Untitled
Abstract: No abstract text available
Text: CY7C2670KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency with ODT 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT Features Configurations • 144-Mbit density (4 M x 36) With Read Cycle Latency of 2.5 cycles:
|
Original
|
PDF
|
CY7C2670KV18
144-Mbit
550-MHz
|