Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74LVC3GU04GM Search Results

    SF Impression Pixel

    74LVC3GU04GM Price and Stock

    Nexperia 74LVC3GU04GM,125

    IC INVERTER 3CH 3-INP 8XQFN
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74LVC3GU04GM,125 Reel
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Rochester Electronics 74LVC3GU04GM,125 4,000 1
    • 1 $0.0798
    • 10 $0.0798
    • 100 $0.075
    • 1000 $0.0678
    • 10000 $0.0678
    		Buy Now

    NXP Semiconductors 74LVC3GU04GM,125

    74LVC3GU04GM - Inverter, LVC/LCX/Z Series, 3-Func, 1-Input, CMOS, PQCC8 '
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics 74LVC3GU04GM,125 12,000 1
    • 1 $0.0798
    • 10 $0.0798
    • 100 $0.075
    • 1000 $0.0678
    • 10000 $0.0678
    		Buy Now

    74LVC3GU04GM Datasheets (5)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    74LVC3GU04GM NXP Semiconductors 74LVC3GU04 - IC LVC/LCX/Z SERIES, TRIPLE 1-INPUT INVERT GATE, PQCC8, 1.6 X 1.6 MM, 0.5 MM HEIGHT, MO-255, SOT902-1, QFN-8U, Gate Original PDF
    74LVC3GU04GM NXP Semiconductors Triple inverter Original PDF
    74LVC3GU04GM,115 NXP Semiconductors 74LVC3GU04GM - Triple inverter, SOT902-1 Package, Standard Marking, Reel Pack, SMD, 7" Original PDF
    74LVC3GU04GM,125 NXP Semiconductors Triple inverter; Package: SOT902-1 (XQFN8U); Container: Reel Pack, Reverse, Reverse Original PDF
    74LVC3GU04GM,125 NXP Semiconductors 74LVC3GU04 - IC LVC/LCX/Z SERIES, TRIPLE 1-INPUT INVERT GATE, PQCC8, 1.60 X 1.60 MM, 0.50 MM HEIGHT, PLASTIC, MO-255, SOT-902-1, QFN-8, Gate Original PDF

    74LVC3GU04GM Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: 74LVC3GU04 Triple inverter Rev. 10 — 6 July 2012 Product data sheet 1. General description The 74LVC3GU04 provides three inverters. Each inverter is a single stage with unbuffered output. Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of


    Original     		PDF 74LVC3GU04 74LVC3GU04 JESD22-A114F JESD22-A115-A

    74LVC3GU04

    Abstract: 74LVC3GU04DC 74LVC3GU04DP 74LVC3GU04GM 74LVC3GU04GT JESD22-A114E MO-187 VU04
    Text: 74LVC3GU04 Triple inverter Rev. 06 — 4 March 2008 Product data sheet 1. General description The 74LVC3GU04 provides three inverters. Each inverter is a single stage with unbuffered output. Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of


    Original     		PDF 74LVC3GU04 74LVC3GU04 JESD8B/JESD36 JESD22-A114E JESD22-A115-A 74LVC3GU04DC 74LVC3GU04DP 74LVC3GU04GM 74LVC3GU04GT MO-187 VU04

    Untitled

    Abstract: No abstract text available
    Text: 74LVC3GU04 Triple inverter Rev. 9 — 23 November 2011 Product data sheet 1. General description The 74LVC3GU04 provides three inverters. Each inverter is a single stage with unbuffered output. Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of


    Original     		PDF 74LVC3GU04 74LVC3GU04 JESD22-A114F JESD22-A115-A

    Untitled

    Abstract: No abstract text available
    Text: 74LVC3GU04 Triple unbuffered inverter Rev. 11 — 9 April 2013 Product data sheet 1. General description The 74LVC3GU04 is a triple unbuffered inverter. Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in a mixed 3.3 V and 5 V environment.


    Original     		PDF 74LVC3GU04 74LVC3GU04 JESD22-A114F JESD22-A115-A

    74LVC3GU04GD

    Abstract: 74LVC3GU04 74LVC3GU04DC 74LVC3GU04DP 74LVC3GU04GM 74LVC3GU04GT VU04 sot833-1 marking nxp TSSOP8 package
    Text: 74LVC3GU04 Triple inverter Rev. 07 — 11 November 2009 Product data sheet 1. General description The 74LVC3GU04 provides three inverters. Each inverter is a single stage with unbuffered output. Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of


    Original     		PDF 74LVC3GU04 74LVC3GU04 JESD8B/JESD36 JESD22-A114F JESD22-A115-A 74LVC3GU04GD 74LVC3GU04DC 74LVC3GU04DP 74LVC3GU04GM 74LVC3GU04GT VU04 sot833-1 marking nxp TSSOP8 package

    VU04

    Abstract: 74LVC3GU04 74LVC3GU04DC 74LVC3GU04DP 74LVC3GU04GM 74LVC3GU04GT JESD22-A114E MO-187
    Text: 74LVC3GU04 Triple inverter Rev. 05 — 5 October 2007 Product data sheet 1. General description The 74LVC3GU04 provides three inverters. Each inverter is a single stage with unbuffered output. Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of


    Original     		PDF 74LVC3GU04 74LVC3GU04 JESD8B/JESD36 JESD22-A114E JESD22-A115-A VU04 74LVC3GU04DC 74LVC3GU04DP 74LVC3GU04GM 74LVC3GU04GT MO-187

    Untitled

    Abstract: No abstract text available
    Text: 74LVC3GU04 Triple inverter Rev. 02 — 27 October 2004 Product data sheet 1. General description The 74LVC3GU04 is a high-performance, low-power, low-voltage, Si-gate CMOS device superior to most advanced CMOS compatible TTL families. Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these


    Original     		PDF 74LVC3GU04 74LVC3GU04 JESD8-B/JESD36

    VU04

    Abstract: 74LVC3GU04 74LVC3GU04DC 74LVC3GU04DP 74LVC3GU04GD 74LVC3GU04GM 74LVC3GU04GT MNB120
    Text: 74LVC3GU04 Triple inverter Rev. 8 — 10 November 2010 Product data sheet 1. General description The 74LVC3GU04 provides three inverters. Each inverter is a single stage with unbuffered output. Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of


    Original     		PDF 74LVC3GU04 74LVC3GU04 JESD22-A114F JESD22-A115-A VU04 74LVC3GU04DC 74LVC3GU04DP 74LVC3GU04GD 74LVC3GU04GM 74LVC3GU04GT MNB120

    Untitled

    Abstract: No abstract text available
    Text: 74LVC3GU04 Triple inverter Rev. 10 — 6 July 2012 Product data sheet 1. General description The 74LVC3GU04 provides three inverters. Each inverter is a single stage with unbuffered output. Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of


    Original     		PDF 74LVC3GU04 74LVC3GU04 JESD22-A114F JESD22-A115-A

    Untitled

    Abstract: No abstract text available
    Text: 74LVC3GU04 Triple inverter Rev. 04 — 15 March 2007 Product data sheet 1. General description The 74LVC3GU04 is a high-performance, low-power, low-voltage, Si-gate CMOS device superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of


    Original     		PDF 74LVC3GU04 74LVC3GU04 JESD8B/JESD36