lm294oct
Abstract: d71054c D71055C lm294oct-12 74c928 7486 XOR GATE interfacing ADC 0808 with 8086 microprocessor 555 7490 7447 7 segment LED display Motorola 74LS76 NEC D71055C
Text: Integrated Circuits 74LS Series Featuring better performance than standard 7400 series devices, the 74LS series also uses about 1/5th the power. Part# Pins Description 74LS00 74LS01 74LS02 74LS03 74LS04 74LS05 74LS06 74LS07 74LS08 74LS09 74LS10 74LS11 74LS12
|
Original
|
PDF
|
74LS00
74LS01
74LS02
74LS03
74LS04
74LS05
74LS06
74LS07
74LS08
74LS09
lm294oct
d71054c
D71055C
lm294oct-12
74c928
7486 XOR GATE
interfacing ADC 0808 with 8086 microprocessor
555 7490 7447 7 segment LED display
Motorola 74LS76
NEC D71055C
|
751A-02
Abstract: TTL 74LS10 3 input nand gate 74LS10 SN54-74LS10
Text: SN54/74LS10 TRIPLE 3-INPUT NAND GATE TRIPLE 3-INPUT NAND GATE VCC 14 1 LOW POWER SCHOTTKY 13 2 12 11 3 4 10 5 9 6 8 J SUFFIX CERAMIC CASE 632-08 7 14 GND 1 N SUFFIX PLASTIC CASE 646-06 14 1 14 1 D SUFFIX SOIC CASE 751A-02 ORDERING INFORMATION SN54LSXXJ SN74LSXXN
|
Original
|
PDF
|
SN54/74LS10
51A-02
SN54LSXXJ
SN74LSXXN
SN74LSXXD
751A-02
TTL 74LS10
3 input nand gate 74LS10
SN54-74LS10
|
ttl 74ls10
Abstract: truth table NOT gate 74 74LS10 74LS10 truth table 751A-02 SN54-74LS10 74LS10 TTL 3 input nand gate 74LS10
Text: SN54/74LS10 TRIPLE 3-INPUT NAND GATE TRIPLE 3-INPUT NAND GATE VCC 14 1 LOW POWER SCHOTTKY 13 2 12 11 3 4 10 5 9 6 8 J SUFFIX CERAMIC CASE 632-08 7 14 GND 1 N SUFFIX PLASTIC CASE 646-06 14 1 14 1 D SUFFIX SOIC CASE 751A-02 ORDERING INFORMATION SN54LSXXJ SN74LSXXN
|
Original
|
PDF
|
SN54/74LS10
51A-02
SN54LSXXJ
SN74LSXXN
SN74LSXXD
ttl 74ls10
truth table NOT gate 74
74LS10
74LS10 truth table
751A-02
SN54-74LS10
74LS10 TTL
3 input nand gate 74LS10
|
74ls08n
Abstract: 74ls04n 74LS14N 74LS07N 74LS05N 74LS11N 74ls06n 74LS02N IC 74LS14 74ls04 hex inverter
Text: Standard Logic Call us to see if you can save 10-20%. 74F Series Continued – General purpose family of high speed advanced bipolar logic DIP SOIC Save Up To 20% When Purchasing Texas Instruments Products. Save Up To 30%! Jameco Value Offering Jameco now offers two ways to save! Our selection of Texas Instruments products will save you
|
Original
|
PDF
|
74LS14N*
74ls08n
74ls04n
74LS14N
74LS07N
74LS05N
74LS11N
74ls06n
74LS02N
IC 74LS14
74ls04 hex inverter
|
M54HC10
Abstract: M54HC10F1R M74HC10 M74HC10B1R M74HC10C1R M74HC10M1R 74hc10
Text: M54HC10 M74HC10 TRIPLE 3-INPUT NAND GATE . . . . . . . . HIGH SPEED tPD = 6 ns TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE
|
Original
|
PDF
|
M54HC10
M74HC10
54/74LS10
M54HC10F1R
M74HC10M1R
M74HC10B1R
M74HC10C1R
M54/74HC10
M54HC10
M54HC10F1R
M74HC10
M74HC10B1R
M74HC10C1R
M74HC10M1R
74hc10
|
of IC 74ls10
Abstract: triple3-input nand gate M54HCT10 M54HCT10F1R M74HCT10 M74HCT10B1R M74HCT10C1R M74HCT10M1R 74HCT 3-input OR gate 74ls10 IC
Text: M54HCT10 M74HCT10 TRIPLE 3-INPUT NAND GATE . . . . . . . HIGH SPEED tPD = 11 ns TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS
|
Original
|
PDF
|
M54HCT10
M74HCT10
54/74LS10
M54/74HCT10
of IC 74ls10
triple3-input nand gate
M54HCT10
M54HCT10F1R
M74HCT10
M74HCT10B1R
M74HCT10C1R
M74HCT10M1R
74HCT 3-input OR gate
74ls10 IC
|
M54HCT10
Abstract: M54HCT10F1R M74HCT10 M74HCT10B1R M74HCT10C1R M74HCT10M1R 74ls10 IC
Text: M54HCT10 M74HCT10 TRIPLE 3-INPUT NAND GATE . . . . . . . HIGH SPEED tPD = 11 ns TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS
|
Original
|
PDF
|
M54HCT10
M74HCT10
54/74LS10
M54/74HCT10
M54HCT10
M54HCT10F1R
M74HCT10
M74HCT10B1R
M74HCT10C1R
M74HCT10M1R
74ls10 IC
|
Untitled
Abstract: No abstract text available
Text: I LS TTL DN74LS Series DN74LS10 DN74LS10 Triple 3 - input P ositive NAND Gates • Description D N 74LS10 contains three 3-input positive isolation NAND gate circuits. ■ Features • • • • Low pow er consum ption P^ = 6mW typical High speed ( tpd = 10ns typical)
|
OCR Scan
|
PDF
|
DN74LS
DN74LS10
74LS10
14-pin
SO-14D)
MA161.
|
Untitled
Abstract: No abstract text available
Text: LS10 ZgkNational JQflSemiconductor 54LS10/DM54LS10/DM 74LS10 Triple 3-Input NAND Gates General Description Features This device contains three independent gates each of which performs the logic NAND function. _ • Alternate Military/Aerospace device 54LS10 is available. Contact a National Semiconductor Sales Office/
|
OCR Scan
|
PDF
|
54LS10/DM54LS10/DM74LS10
54LS10)
54LS10DMQB,
54LS10FMQB,
54LS10LMQB,
DM54LS10J,
DM54LS10W,
DM74LS10M
DM74LS10N
|
74LS10 pin configuration
Abstract: No abstract text available
Text: GD54/74LS10 TRIPLE 3-INPUT POSITIVE NAND GATES Description Pin Configuration This device contains three independent 3-input NAND gates. It performs the Boolean functions Y = A B C or Y = Â + B + Ü in positive logic. Vcc 1C 1Y 3C 3B 3A 3Y 14 13 12 11 10 9
|
OCR Scan
|
PDF
|
GD54/74LS10
74LS10 pin configuration
|
DN74LS10
Abstract: MA161
Text: I LS TTL DN74LS Series DN74LS10 DN74LS10 T riple 3 - input P o sitiv e NAND Gates • Description D N 74LS10 contains three 3-input positive isolation NAND gate circuits. ■ Features • • • • Low pow er consum ption P,j = 6mW typical High speed ( tpd = 10ns typical)
|
OCR Scan
|
PDF
|
DN74LS
DN74LS10
DN74LS10
14-pin
SO-14D)
MA161.
MA161
|
Untitled
Abstract: No abstract text available
Text: I LS TTL DN74LS Series DN74LS10 DN74LS10 T riple 3 - input P o sitiv e NAND Gates • Description D N 74LS10 contains three 3-input positive isolation NAND gate circuits. ■ Features • • • • Low pow er consum ption P,j = 6mW typical High speed ( tpd = 10ns typical)
|
OCR Scan
|
PDF
|
DN74LS
DN74LS10
14-pin
SO-14D)
DN74LS10
MA161.
|
CI 7410
Abstract: CI 74ls10 74LS10 74LS10 pin configuration N7410F N7410N N74H10F N74H10N N74LS10F N74LS10N
Text: PIN CONFIGURATIONS 54/7410 54H/74H10 54S/74S10 54LS/74LS10 ORDERING CODE See Section 9 for further Package and Ordering Information. Œ *14*] VCC Œ E m m m [I 2Sl Œ 3 Œ PACKAGES C O M M E R C IA L RANGES to »70"C PIN CONF. VCC - 5V * 5"/o; T a = 0°C
|
OCR Scan
|
PDF
|
54H/74H10
54S/74S10
54LS/74LS10
N7410N
N74H10N
N74S10N
N74LS10N
N7410F
N74H10F
N74S10F
CI 7410
CI 74ls10
74LS10
74LS10 pin configuration
N7410F
N7410N
N74LS10F
N74LS10N
|
74LS10
Abstract: 74LS10 truth table Motorola 74LS TTL 74ls10 TTL IC 74 74 c 2 n 3 h all gate ic data 74
Text: MOTOROLA SN54/74LS10 TRIPLE 3-INPUT NAND GATE TR IPLE 3-IN P U T NAND GATE Vcc LOW POWER SCHOTTKY nri rrn nn rm 1101 m in J SUFFIX CE R A M IC C A SE 632-08 LU LU LU LU H LU LU GND N SUFFIX i f P Ï Ï l CASIE 646-0 D SUFFIX soie CASE 751A-02 5 ORDERING INFORMATION
|
OCR Scan
|
PDF
|
SN54/74LS10
51A-02
SN54/74LS10
74LS10
74LS10 truth table
Motorola 74LS
TTL 74ls10
TTL IC 74
74 c 2 n 3 h
all gate ic data 74
|
|
|
74HC10
Abstract: 74HC10 equivalent 54HC 74HC M54HC10 M74HC10 of IC 74ls10 gs 74LS10
Text: 7 / SGS-THOMSON M54HC10 M74HC10 KÆ0 ^©i[L[l gïï[^©[ROD(gS TRIPLE 3-INPUT NAND GATE i HIGH SPEED tPD = 8 ns (TYP. at VCc = 5V LOW POWER DISSIPATION Ice = 1 /*A (MAX.) at Ta = 25°C HIGH NOISE IMMUNITY VNIH = VNIL = 28% Vcc (MIN.) OUTPUT DRIVE CAPABILITY
|
OCR Scan
|
PDF
|
M54HC10
M74HC10
54/74LS10
M54/74HC10
74HC10
74HC10 equivalent
54HC
74HC
M74HC10
of IC 74ls10
gs 74LS10
|
IC 7410
Abstract: 7410 JRC IC 7430 IC 7420 IC 7400 nand OF IC 7410 7410 ic ls 7400 hc 7400 7410 1c
Text: - 25- Triple 3 Input NAND 7410 Vcc 1C IV ac 38 3A 3Y ninininiLriiniriif ft IB 2A 2B 2C 2Y GND O Y = A •B •C 74S10 N LS ALS ALSK F S AS AC max L-*H T 22 15 11 8 6 4.5 4.5 11.1 12. 3,24 30 ns tpd max H—»L 1 15 15 10 7 5. 3 5 4.5 11.1 12.3 24 30 ins IN
|
OCR Scan
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: SbE D • OOBTTSB b?T ■ SGTH S C S -T H O M S O N M54HC10 M74HC10 G S-THOnSON T - ¥ 3 -Zl TRIPLE 3-INPUT NAND GATE ■ HIGH SPEED tpD = 8 ns TYP. at VCc = 5V ■ LOW POWER DISSIPATION Ice = 1 n * (MAX.) at TA = 25°C ■ HIGH NOISE IMMUNITY V n IH = V n i L= 28% Vc c (MIN.)
|
OCR Scan
|
PDF
|
M54HC10
M74HC10
54/74LS10
M54HC10
M74HC10
|
74HC10
Abstract: 74LS10 truth table
Text: r z 7 S G S -T H O M S O N Ä 7# M 54H C 10 M74HC10 TRIPLE 3-INPUT NAND GATE • HIGHSPEED tPD = 6 ns TYP. AT Vcc = 5 V ■ LOW POWER DISSIPATION Ice = 1 HA (MAX.) AT Ta = 25 "C ■ HIGH NOISE IMMUNITY V nih = V nil = 28 % Vcc (MIN.) ■ OUTPUT DRIVE CAPABILITY
|
OCR Scan
|
PDF
|
M74HC10
54/74LS10
M54HC10F1
M74HC10M1R
M74HC10B1R
M74HC10C1R
M54/74HC10
74HC10
74LS10 truth table
|
7404 TTL CMOS
Abstract: TTL 7400 fairchild TTL 74h04 7404 ttl inverter TTL 7404 fairchild 9016 CI 74LS00 TTL 7404 fairchild 74H00 TTL TTL 9016 fairchild TTL 7401
Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL D1 9016, 9S04, 54/7404, 54H/74H04, 54S/74S04, 54LS/74LS04, 9017, 9S05A, 54/7405, 54H/74H05, 54S/74S05, 54L8/74LS05, 54/7406, 54/7414, 54LS/74LS14, 54/7416 D2 9002, 54/7400, 54H/74H00, 54S/74S00, 54LS/74LS00, 9012,
|
OCR Scan
|
PDF
|
54H/74H04,
54S/74S04,
54LS/74LS04,
9S05A,
54H/74H05,
54S/74S05,
54L8/74LS05,
54LS/74LS14,
54H/74H00,
54S/74S00,
7404 TTL CMOS
TTL 7400 fairchild
TTL 74h04
7404 ttl inverter
TTL 7404 fairchild 9016
CI 74LS00
TTL 7404 fairchild
74H00 TTL
TTL 9016 fairchild
TTL 7401
|
74HC10
Abstract: No abstract text available
Text: Æ 7 S G S -T H O M S O N M54HC1 o *7# UO MilL[i ÏÏGMO(gS M74HC10 TRIPLE 3-INPUT NAND GATE • HIGH SPEED tpD = 8 ns (TYP. at Vc c = 5V ■ LOW POWER DISSIPATION Ice = 1 (MAX.) at T a = 25°C ■ HIGH NOISE IMMUNITY V n IH = V n IL= 28% Vcc (MIN.) ■ OUTPUT DRIVE CAPABILITY
|
OCR Scan
|
PDF
|
M74HC10
M54HC1
M54HC10
M74HC10
54/74LS10
M54/74HC10
Tto125
74HC10
|
74hct10m
Abstract: No abstract text available
Text: fZ7 SGS-THOMSON M54HCT1o M74HCT10 Ä 7# TRIPLE 3-INPUT NAND GATE • HIGHSPEED tPD = 11 ns TYP. AT Vcc = 5 V ■ LOW POWER DISSIPATION Ice = 1 uA (MAX.) AT T a = 25 *C ■ COMPATIBLE WITH TTL OUTPUTS V ih = 2V (MIN.) V il = 0.8V (MAX) ■ OUTPUT DRIVE CAPABILITY
|
OCR Scan
|
PDF
|
HCT10
54/74LS10
M64/74HCT10
00543b7
74hct10m
|
74HCT10
Abstract: No abstract text available
Text: r Z 7 S G S -T H O M S O N È M 54H C T10 M74HCT10 TRIPLE 3-INPUT NAND GATE • HIGHSPEED tpD = 11 ns TYP. AT Vcc = 5 V ■ LOW POWER DISSIPATION Ice = 1 |iA (MAX.) AT Ta = 25 "C ■ COMPATIBLE WITH TTL OUTPUTS V ih = 2V (MIN.) V il = 0.8V (MAX) ■ OUTPUT DRIVE CAPABILITY
|
OCR Scan
|
PDF
|
M74HCT10
54/74LS10
M54/74HCT10
74HCT10
|
Untitled
Abstract: No abstract text available
Text: S G S -T H O M S O N iD œ a iÊ T IM D Ê I M54HC10 M74HC10 TRIPLE 3-INPUT NAND GATE • HIGHSPEED tpD = 6 ns TYP. AT Vcc = 5 V ■ LOW POWER DISSIPATION Icc = 1 HA (MAX.) AT TA = 25 "C ■ HIGH NOISE IMMUNITY V nih = V nil = 28 % Vcc (MIN.) ■ OUTPUT DRIVE CAPABILITY
|
OCR Scan
|
PDF
|
M54HC10
M74HC10
54/74LS10
M54HC10F1R
M74HC10M1R
M74HC10B1R
M74HC10C1R
0DS43b3
|
TT 2141
Abstract: 74LS10 74LS TTL LC74HC10M cmos 74ls10 74LS series nand gates
Text: l à e d~| ? cn 7 D 7 b G o p a b a a '3 SANYO SEMICONDUCTOR CORP • ' T - M 5 - 2 .1 LC74HC10M C M O S High-Speed Standard Logic L C 7 4 H C Series 3034 A i .¡S' ■ *• , Triple 3-Input N AND Gate -» Ï Z 14 1 A . Features ' " • The L C 7 4 H C 1 0 M consists o f 3 identical 3-input N A N D gates.
|
OCR Scan
|
PDF
|
LC74HC
LC74HC10M
74LS10)
54LS/74LS
Vss-65
10sec
LC74HC10M)
034A-M14IC
LC74HG10.
TT 2141
74LS10
74LS TTL
cmos 74ls10
74LS series nand gates
|
