Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74F112 Search Results

    74F112 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    SN74F112NE4 Texas Instruments Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-PDIP 0 to 70 Visit Texas Instruments Buy
    SN74F112N Texas Instruments Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-PDIP 0 to 70 Visit Texas Instruments Buy
    SN74F112NSR Texas Instruments Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-SO 0 to 70 Visit Texas Instruments Buy
    SN74F112DR Texas Instruments Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-SOIC 0 to 70 Visit Texas Instruments Buy
    SN74F112D Texas Instruments Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-SOIC 0 to 70 Visit Texas Instruments Buy
    SF Impression Pixel

    74F112 Price and Stock

    Rochester Electronics LLC SN74F112N

    SN74F112 DUAL J-K NEGATIVE-EDGE-
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74F112N Bulk 20,755 815
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.37
    • 10000 $0.37
    		Buy Now

    Rochester Electronics LLC 74F112PC

    IC FF JK TYPE DUAL 1BIT 16DIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F112PC Tube 15,172 807
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.37
    • 10000 $0.37
    		Buy Now
    74F112PC Bulk 2,350 807
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.37
    • 10000 $0.37
    		Buy Now

    Rochester Electronics LLC 74F112SCX

    IC FF JK TYPE DUAL 1BIT 16SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F112SCX Bulk 13,243 1,567
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.19
    		Buy Now

    Rochester Electronics LLC SN74F112DR

    SN74F112 DUAL J-K NEGATIVE-EDGE-
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74F112DR Bulk 13,182 1,060
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.28
    		Buy Now

    Rochester Electronics LLC 74F112SJ

    IC FF JK TYPE DUAL 1BIT 16SOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F112SJ Tube 11,484 833
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.36
    • 10000 $0.36
    		Buy Now
    Find more 74F112 price and stock on Findchips.com

    74F112 Datasheets (27)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    74F112 Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112 Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112 Philips Semiconductors Dual J-K negative edge-triggered flip-flop Original PDF
    74F112 Signetics Dual JK Negative Edge Triggered Flip-Flop Scan PDF
    74F112CW Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112DC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F112PC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112PC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112PC National Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112PC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Scan PDF
    74F112PC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F112PC_NL Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112PCQR Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F112PCX Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112QC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F112SC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112SC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112SC National Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112SC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Scan PDF
    74F112SC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF

    74F112 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    SF00106

    Abstract: SF00103
    Text: Philips Semiconductors Product specification Dual J-K negative edge-triggered flip-flop FEATURE 74F112 PIN CONFIGURATION • Industrial temperature range available –40°C to +85°C CP0 1 16 VCC DESCRIPTION K0 2 15 RD0 The 74F112, Dual Negative Edge-Triggered JK-Type Flip-Flop,


    Original     		PDF 74F112 74F112, 500ns SF00006 SF00106 SF00103

    schmitt trigger non inverting

    Abstract: 74F864 3 bit magnitude comparator 74F154 74F579 74F5300 equivalent multiplexer 30 pin QUAD D FLIP-FLOP "FAST TTL" 74*545
    Text: Philips Semiconductors Section 2 FAST TTL Logic Devices FAST TTL Logic Series CONTENTS 74F00 74F02 74F04 74F06 74F06A 74F07 74F07A 74F08 74F10 74F11 74F14 74F20 74F27 74F30 74F32 74F37 74F38 74F51 74F64 74F74 74F85 74F86 74F109 74F112 74F113 74F125 74F126


    Original     		PDF 74F00 74F02 74F04 74F06 74F06A 74F07 74F07A 74F08 74F10 74F11 schmitt trigger non inverting 74F864 3 bit magnitude comparator 74F154 74F579 74F5300 equivalent multiplexer 30 pin QUAD D FLIP-FLOP "FAST TTL" 74*545

    74F112

    Abstract: 74F112PC 74F112SC 74F112SJ F112 M16A M16D N16E
    Text: 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly


    Original     		PDF 74F112 74F112 74F112PC 74F112SC 74F112SJ F112 M16A M16D N16E

    74F112

    Abstract: 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E
    Text: Revised September 2000 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not


    Original     		PDF 74F112 74F112 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E

    74F112

    Abstract: 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E
    Text: Revised July 1999 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not


    Original     		PDF 74F112 74F112 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E

    74F112

    Abstract: 74F112PC 74F112SC 74F112SJ C1995 F112 M16A M16D N16E
    Text: 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F112 contains two independent high-speed JK flipflops with Direct Set and Clear inputs Synchronous state changes are initiated by the falling edge of the clock Triggering occurs at a voltage level of the clock and is not directly related to the transition time The J and K inputs can


    Original     		PDF 74F112 74F112PC 74F112SC 74F112 74F112PC 74F112SC 74F112SJ C1995 F112 M16A M16D N16E

    k0215

    Abstract: 74F112 I74F112D I74F112N N74F112D N74F112N
    Text: INTEGRATED CIRCUITS 74F112 Dual J-K negative edge-triggered flip-flop Product specification IC15 Data Handbook Philips Semiconductors 1990 Feb 09 Philips Semiconductors Product specification Dual J-K negative edge-triggered flip-flop FEATURE 74F112 PIN CONFIGURATION


    Original     		PDF 74F112 74F112, k0215 74F112 I74F112D I74F112N N74F112D N74F112N

    Untitled

    Abstract: No abstract text available
    Text: Ä M O T O R O L A MC54F/74F112 P r o d u c t P r e v ie w DUAL JK NEGATIVE EDGE-TRIGGERED FUP-FLOP DESCRIPTION — MC54F/74F112 contains two independent, high­ speed JK flip-ftops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trig­


    OCR Scan     		PDF MC54F/74F112 MC54F/MF112 54/74F

    74F112

    Abstract: No abstract text available
    Text: E M I R ¡ C O C H April 1988 I L D N D U C T O Revised July 1999 R TM 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description Simultaneous LOW signals on S q and C q force both Q and The 74F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state


    OCR Scan     		PDF 74F112

    Untitled

    Abstract: No abstract text available
    Text: 112 54F/74F112 Connection Diagrams Dual J K Negative Edge-Triggered Flip-Flop CP- [7 Description The 'F112 contains two independent, high-speed J K flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock


    OCR Scan     		PDF 54F/74F112 54F/74F

    74F112

    Abstract: 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E h0023
    Text: Revised July 1999 E M IC D N D U C T D R T M 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description S im ultaneous LOW signals on S q and C q force both Q and T he 74F112 contains tw o independent, high-speed JK flip­ flops w ith D irect Set and C lear inputs. Synchronous state


    OCR Scan     		PDF 74F112 74F112 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E h0023

    Untitled

    Abstract: No abstract text available
    Text: S3 Semiconductor National 54F/74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 'F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trig­


    OCR Scan     		PDF 54F/74F112

    Untitled

    Abstract: No abstract text available
    Text: M MOTOROLA MC54FU2 74F112 A d v a n c e Information DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION — MC54F/74F112 contains tw o independent, h ig h ­ speed JK flip -flo p s w ith Direct Set and Clear inputs. S ynchronous state changes are initia te d by the fa llin g edge o f the clock. T rig ­


    OCR Scan     		PDF MC54F/74F112 MC54F/74F112

    Untitled

    Abstract: No abstract text available
    Text: Signetics FAST 74F112 Flip-Flop Dual J-K Negative Edge-triggered Flip-Flop Product Specification FAST Products DESCRIPTION The 74F112, Dual N egative Edge-Triggered JK -Type Flip-Flop, features individ­ ual J, K, C lock C Pn , Set (SQ) and Reset (Rn ) inputs, true (Qn) and com plem entary


    OCR Scan     		PDF 74F112 100MHz 74F112, 500ns

    Untitled

    Abstract: No abstract text available
    Text: S E M IC O N D U C T O R tm 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description Asynchronous Inputs: The ’F112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trigger­


    OCR Scan     		PDF 74F112 16-Lead

    74LS245N

    Abstract: Philips FA 145 74LS245 74F112 I74F112D I74F112N N74F112D N74F112N signetics marking
    Text: Philips Semiconductors-Signetics Document No. 853-0338 ECN No. 98775 Date of issue February 9 ,1 990 Status Product Specification FAST 74F112 Flip-Flop Dual J-K Negative Edge-triggered Flip-Flop FAST Products TYPE FEATURE T Y P 'C A L ^ a x 15mA 100MHz 74F112


    OCR Scan     		PDF 74F112 74F112, D/D24 24-pin 300-mil) 28-pin 40-pin VSO-40) 1CC0-13 74LS245N Philips FA 145 74LS245 74F112 I74F112D I74F112N N74F112D N74F112N signetics marking

    F112

    Abstract: No abstract text available
    Text: 112 54F/74F112 C onnection Diagrams Dual JK Negative Edge-Triggered Flip-Flop D escription T he 'F112 c o n ta in s tw o in d e p e n d e n t, h ig h -sp e e d J K flip -flo p s w ith D ire c t S e t and C le a r in p u ts . S y n c h ro n o u s s ta te ch a n g e s are in itia te d by th e


    OCR Scan     		PDF 54F/74F112 54F/74F F112

    Untitled

    Abstract: No abstract text available
    Text: August 1995 Semiconductor & 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trig­


    OCR Scan     		PDF 74F112

    Untitled

    Abstract: No abstract text available
    Text: NATIONAL SEMICOND { L O G I C } 10E D | b S D U S E T - r% \National éHàSemiconductor H 00b7111 b - Q l - 1 | 1 54F/74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 'F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state


    OCR Scan     		PDF 00b7111

    Untitled

    Abstract: No abstract text available
    Text: Philips Semiconductors-Signetics Document No. 853-0338 ECN No. 98775 Date of issue February 9 ,1 990 Status Product Specification FAST 74F112 Flip-Flop Dual J-K Negative Edge-triggered Flip-Flop FAST Products TYPE FEATURE T Y P 'C A L ^ ax 100MHz 74F112 • Industrial temperature range


    OCR Scan     		PDF 74F112 N74F112 100MHz 74F112, N74F112N I74F112N 16-Pin N74F112D I74F112D

    74F112

    Abstract: 74f112 motorola
    Text: Ä M O T O R O L A Product P review MC54F/74F112 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION — MC54F/74F112 co ntains tw o independent, h ig h ­ speed JK flip -flo p s w ith D irect Set and Clear inputs. S ynchronous state changes are initia te d b y th e fa llin g edge o f th e clock. T rig ­


    OCR Scan     		PDF MC54F/74F112 MC54F/74F1L MC54F/74F112 54/74F 74F112 74f112 motorola

    Untitled

    Abstract: No abstract text available
    Text: National d it Semiconductor 54F/74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 'F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trig­


    OCR Scan     		PDF 54F/74F112

    Untitled

    Abstract: No abstract text available
    Text: Ol & National Semiconductor 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description Asynchronous Inputs: LOW input to Sq sets Q to HIGH level LOW input to C0 sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on Cq and S q makes both Q


    OCR Scan     		PDF 74F112

    9472

    Abstract: No abstract text available
    Text: 9 National Semiconductor 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 'F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trig­


    OCR Scan     		PDF 74F112 bS01122 00flZ217 9472