74AC11032DE4 Search Results

74AC11032DE4 Price and Stock

Filter by Manufacturer


Texas Instruments 74AC11032DE4 OR GATE; Temperature Grade: INDUSTRIAL; Terminal Form: GULL WING; No. of Terminals: 16; Package Code: SOP; Package Shape: RECTANGULAR;
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Vyrian	74AC11032DE4		60			1 - 10 - 100 - 1000 - 10000 -	Get Quote

74AC11032DE4 Datasheets (3)

Part	ECAD Model	Manufacturer	Description	Curated	Datasheet Type	PDF
74AC11032DE4		Texas Instruments	Quadruple 2-Input Positive-OR Gates		Original	PDF
74AC11032DE4		Texas Instruments	Quadruple 2-Input Positive-OR Gates 16-SOIC -40 to 85		Original	PDF
74AC11032DE4		Texas Instruments	74AC11032 - Quadruple 2-Input Positive-OR Gates 16-SOIC -40 to 85		Original	PDF

74AC11032DE4 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
Untitled Abstract: No abstract text available Text: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process	Original	74AC11032 SCAS007C 500-mA 300-mil	PDF
Untitled Abstract: No abstract text available Text: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process	Original	74AC11032 SCAS007C 500-mA 300-mil	PDF
Untitled Abstract: No abstract text available Text: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process	Original	74AC11032 SCAS007C 500-mA 300-mil	PDF
Untitled Abstract: No abstract text available Text: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process	Original	74AC11032 SCAS007C 500-mA 300-mil MSSO002E MO-150	PDF
Untitled Abstract: No abstract text available Text: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process	Original	74AC11032 SCAS007C 500-mA 300-mil MSSO002E MO-150	PDF
Untitled Abstract: No abstract text available Text: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process	Original	74AC11032 SCAS007C 500-mA 300-mil MSSO002E MO-150	PDF
Untitled Abstract: No abstract text available Text: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process	Original	74AC11032 SCAS007C 500-mA 300-mil	PDF
74AC11032 Abstract: 74AC11032D 74AC11032DBLE 74AC11032DBR 74AC11032DBRE4 74AC11032DE4 74AC11032DR 74AC11032DRE4 74AC11032N Text: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process	Original	74AC11032 SCAS007C 500-mA 300-mil 74AC11032 74AC11032D 74AC11032DBLE 74AC11032DBR 74AC11032DBRE4 74AC11032DE4 74AC11032DR 74AC11032DRE4 74AC11032N	PDF
74AC11032 Abstract: 74AC11032D 74AC11032DBLE 74AC11032DBR 74AC11032DBRE4 74AC11032DBRG4 74AC11032DE4 74AC11032DG4 74AC11032DR Text: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process	Original	74AC11032 SCAS007C 500-mA 300-mil 74AC11032 74AC11032D 74AC11032DBLE 74AC11032DBR 74AC11032DBRE4 74AC11032DBRG4 74AC11032DE4 74AC11032DG4 74AC11032DR	PDF
Untitled Abstract: No abstract text available Text: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process	Original	74AC11032 SCAS007C 500-mA 300-mil MSSO002E MO-150	PDF
Untitled Abstract: No abstract text available Text: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process	Original	74AC11032 SCAS007C 500-mA 300-mil scla008 scyd013 sdyu001x sgyc003d scyb017a	PDF
74AC11032 Abstract: 74AC11032D 74AC11032DBLE 74AC11032DBR 74AC11032DBRE4 74AC11032DBRG4 74AC11032DE4 74AC11032DG4 74AC11032DR Text: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process	Original	74AC11032 SCAS007C 500-mA 300-mil MO-150 74AC11032 74AC11032D 74AC11032DBLE 74AC11032DBR 74AC11032DBRE4 74AC11032DBRG4 74AC11032DE4 74AC11032DG4 74AC11032DR	PDF
Untitled Abstract: No abstract text available Text: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process	Original	74AC11032 SCAS007C 500-mA 300-mil	PDF
Untitled Abstract: No abstract text available Text: 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCAS007C – JULY 1987 – REVISED APRIL 1996 D D D D D, DB, OR N PACKAGE TOP VIEW Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process	Original	74AC11032 SCAS007C 500-mA 300-mil	PDF