Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74F114 Search Results

    SF Impression Pixel

    74F114 Price and Stock

    onsemi 74F114PC

    IC FF JK TYPE DUAL 1BIT 14DIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F114PC Tube 25
    • 1 -
    • 10 -
    • 100 $0.4448
    • 1000 $0.4448
    • 10000 $0.4448
    		Buy Now

    onsemi 74F114SCX

    QUAD 2 INPUT NAND GATE (S.O.) - Bulk (Alt: 74F114SCX)
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Avnet Americas 74F114SCX Bulk 4 Weeks 2,466
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.14196
    		Buy Now

    onsemi 74F114SC

    QUAD 2 INPUT NAND GATE (S.O.) - Bulk (Alt: 74F114SC)
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Avnet Americas 74F114SC Bulk 4 Weeks 1
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    National Semiconductor Corporation 74F114DC

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics 74F114DC 495
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    Texas Instruments SN74F114N

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics SN74F114N 30
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Find more 74F114 price and stock on Findchips.com

    74F114 Datasheets (12)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    74F114 Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears Original PDF
    74F114 Philips Semiconductors Dual J-k Negative Edge-Triggered Flip-Flop with Common Clock and Reset Original PDF
    74F114DC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F114PC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears Original PDF
    74F114PC National Semiconductor Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears Original PDF
    74F114PC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F114PCQR Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F114PCX Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears Original PDF
    74F114SC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears Original PDF
    74F114SC National Semiconductor Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears Original PDF
    74F114SC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F114SCX Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop w/Common Clocks and Clears Original PDF

    74F114 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    jk flip flop

    Abstract: 74F114 74F114PC 74F114SC C1995 F114 M14A N14A
    Text: 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The ’F114 contains two high-speed JK flip-flops with common Clock and Clear inputs Synchronous state changes are initiated by the falling edge of the clock Triggering occurs at a voltage level of the clock and is not directly related


    Original     		PDF 74F114 jk flip flop 74F114 74F114PC 74F114SC C1995 F114 M14A N14A

    74F114

    Abstract: N74F114D N74F114N
    Text: Philips Semiconductors Product specification Dual J-K negative edge-triggered flip-flop with common clock and reset DESCRIPTION 74F114 PIN CONFIGURATION The 74F114, Dual Negative edge-triggered JK-Type Flip-Flop with common clock and reset inputs, features individual J, K, Clock CP ,


    Original     		PDF 74F114 74F114, SF00110 100MHz 500ns SF00006 74F114 N74F114D N74F114N

    74F114

    Abstract: 74F114PC 74F114SC M14A MS-001 N14A
    Text: Revised August 1999 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The 74F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not


    Original     		PDF 74F114 74F114 74F114PC 74F114SC M14A MS-001 N14A

    74F114

    Abstract: 74F114PC 74F114SC F114 M14A N14A
    Text: 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The ’F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at


    Original     		PDF 74F114 74F114 74F114PC 74F114SC F114 M14A N14A

    master slave jk flip flop

    Abstract: ECL D flip flop Flip Flop DIP Flip flop JK cmos 74lvt16374 d flip flop d type flip flop flip flop flip flop circuit flip flop circuit type D
    Text: Logic Products by Function Flip-Flop Products Logic Product Family Product Description Package Voltage Node 74ACT109 FACT ACT Dual JK Positive Edge-Triggered Flip-Flop DIP SOIC TSSOP 5 DM74LS73A Bipolar-LS Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary


    Original     		PDF 74ACT109 DM74LS73A MM74C73 74AC74 74ACT74 74ACTQ74 16-Bit 74VCXH162374 SCAN182374A master slave jk flip flop ECL D flip flop Flip Flop DIP Flip flop JK cmos 74lvt16374 d flip flop d type flip flop flip flop flip flop circuit flip flop circuit type D

    MC68030

    Abstract: M68000 MC68020 MC68851 MC68881 MC68882 electrical circuit diagram reverse forward move d M68030 MC68EC030 xn10
    Text: MOTOROLA MC68030 ENHANCED 32-BIT MICROPROCESSOR USER’S MANUAL Third Edition MOTOROLA INC., 1992 PREFACE The MC68030 User's Manual describes the capabilities, operation, and programming of the MC68030 32-bit second-generation enhanced microprocessor. The manual consists of the


    Original     		PDF MC68030 32-BIT MC68030 32-bit M68000PM/AD, M68000 MC68020 MC68851 MC68881 MC68882 electrical circuit diagram reverse forward move d M68030 MC68EC030 xn10

    Untitled

    Abstract: No abstract text available
    Text: ADVANCE INFORMATION SN 54F114, SN 74F114 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET. COM MON CLEAR, AND COMMON CLOCK D2932, MARCH 1987 Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil


    OCR Scan     		PDF 54F114, 74F114 D2932, 74F114 300-mil

    Untitled

    Abstract: No abstract text available
    Text: @ M OTOROLA Advance Information M C 5 4 F 1 1 4 M C 7 4 F 1 1 4 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP WITH COMMON CLOCKS AND CLEARS DESCRIPTION— MC54F/74F114 co nta in s tw o high-speed JK flip flo p s w ith co m m o n clock and Clear inputs. S yn ch ro n o us state


    OCR Scan     		PDF MC54F/74F114 MC54F/74F114

    Untitled

    Abstract: No abstract text available
    Text: E M IC O N D U C T O R T 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description A synchronous Inputs: The ’F114 contains tw o high-speed JK flip-flops with com ­ mon C lock and C lear inputs. Synchronous state changes are


    OCR Scan     		PDF 74F114

    Untitled

    Abstract: No abstract text available
    Text: 114 54F/74F114 Connection Diagrams Dual JK Negative Edge-Triggered Flip-Flop With Common Clocks and Clears Ki [ 7 i7 ] v c c 5 ~ r ~ L L Kt CP Jt 1 3] CP ' >- O C D S d i 0 Qi Qi H ] K2 • ji [7 Description s d i The 'F114 contains two high-speed JK flip-flops with common Clock and


    OCR Scan     		PDF 54F/74F114 54F/74F

    Untitled

    Abstract: No abstract text available
    Text: g MOTOROLA M C54F/74F114 P rod u ct Preview DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (WITH COMMON CLOCKS AND CLEARS) DESCRIPTION t - MC54F/74F114 contains two high-speed JK flipflops with common clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering


    OCR Scan     		PDF MC54F/74F114 MC54F/74F114 125eC

    Untitled

    Abstract: No abstract text available
    Text: gg Semiconductor National 54F/74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The ’F114 contains two high-speed JK flip-flops with com­ mon Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering oc­


    OCR Scan     		PDF 54F/74F114

    Untitled

    Abstract: No abstract text available
    Text: National Semiconductor 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The ’F114 contains two high-speed JK flip-flops with com­ mon Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering oc­


    OCR Scan     		PDF 74F114

    Untitled

    Abstract: No abstract text available
    Text: @ m o to ro la MC54F/74F114 P r o d u c t P r e v ie w DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP WITH COMMON CLOCKS AND CLEARS) DESCRIPTION — MC54F/74F114 contains tw o high-speed JK flipflops w ith com m on clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering


    OCR Scan     		PDF MC54F/74F114 MC54F/74F114

    Untitled

    Abstract: No abstract text available
    Text: 114 54F/74F114 Connection Diagrams Dual JK Negative Edge-Triggered Flip-Flop With Common Clocks and Clears Description The ’F114 co n ta in s tw o high-speed JK flip -flo p s w ith com m on C lock and Clear inputs. Synchronous state changes are in itia te d by the fa llin g edge


    OCR Scan     		PDF 54F/74F114 54F/74F

    Untitled

    Abstract: No abstract text available
    Text: Philips Semlconductors-SlgneHcs Document No. 853-0340 ECN No. 96144 Date of issue March 28,1989 Status Product Specification FAST 74F114 Flip-Flop Dual J-K Negative Edge-Triggered Flip-Flop With Common Clock And Reset FAST Products TYPE TYPICAL SUPPLY CURRENT


    OCR Scan     		PDF 74F114 N74F114 100MHz 74F114, input4F114 500ns

    Untitled

    Abstract: No abstract text available
    Text: p P r iM 9 H 8 ! ! iQ Q Q Revised A ugust 1999 EMICONDUCTGRTM 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description S im ultaneous LO W signals on S q and C q force both Q and The 74F114 contains tw o high-speed JK flip-flops with


    OCR Scan     		PDF 74F114

    Untitled

    Abstract: No abstract text available
    Text: August 1995 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The ’F114 contains two high-speed JK flip-flops with com­ mon Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering oc­


    OCR Scan     		PDF 74F114

    Untitled

    Abstract: No abstract text available
    Text: Philips Semiconductors-Signetics Document No. 853-0340 ECN No. 96144 Date of issue March 28.1989 Status Product Specification FAST 74F114 Flip-Flop Dual J-K Negative Edge-Triggered Flip-Flop With Common Clock And Reset FAST Products TYPE t y p ic a l ím a x


    OCR Scan     		PDF 74F114 N74F114 100MHz 74F114, 14-Pin N74F114N N74F114D 500ns

    cq 447

    Abstract: 751A-02 511j
    Text: @ m o t o r o l a MC54F/74F114 Product Preview DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP WITH COMMON CLOCKS AND CLEARS) DESCRIPTION — M C54F/74F114 co ntains tw o high-speed JK flip ­ flo p s w ith co m m o n clock and Clear inp u ts. S yn ch ro n o us state


    OCR Scan     		PDF MC54F/74F114 an74F cq 447 751A-02 511j

    Untitled

    Abstract: No abstract text available
    Text: a National Semiconductor 54F/74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The 'F114 contains two high-speed JK flip-flops with com­ mon Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering oc­


    OCR Scan     		PDF 54F/74F114

    Untitled

    Abstract: No abstract text available
    Text: National Semiconductor 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The 'F114 contains two high-speed JK flip-flops with com­ mon Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering oc­


    OCR Scan     		PDF 74F114

    Untitled

    Abstract: No abstract text available
    Text: S ig n e t ic s FAST 7 4 F 1 14 Flip-Flop Dual J-K Negative Edge-Triggered Flip-Flop With Common Clock And Reset Product Specification FAST Products DESCRIPTION TYPE T Y P .C A L IMAX TY PIC A L SUPPLY CURRENT TOTAL The 74F114, Dual Negative Edge-Trig­


    OCR Scan     		PDF 74F114, 74F114 100MHz 14-Pin N74F114N N74F114D 500ns

    74F161 PC

    Abstract: 74F163PC 74f500 74f558 74F164PC 74F548PC 74F138d 74F547PC transistor f630 74F253DC
    Text: F a ir c h ild A d v a n c e d S c h o t t k y T L $ 3. HANDLING PRECAUTIONS FOR SEMICONDUCTOR COMPONENTS The follow ing handling precautions should be observed for oxide isolation, shallow junction processed parts, such as FAST or 100K ECL: 1. All Fairchild devices are shipped in conducting foam or anti­


    OCR Scan     		PDF