Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74F112 Search Results

    74F112 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    SN74F112NE4 Texas Instruments Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-PDIP 0 to 70 Visit Texas Instruments Buy
    SN74F112N Texas Instruments Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-PDIP 0 to 70 Visit Texas Instruments Buy
    SN74F112NSR Texas Instruments Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-SO 0 to 70 Visit Texas Instruments Buy
    SN74F112DR Texas Instruments Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-SOIC 0 to 70 Visit Texas Instruments Buy
    SN74F112D Texas Instruments Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-SOIC 0 to 70 Visit Texas Instruments Buy
    SF Impression Pixel

    74F112 Price and Stock

    Rochester Electronics LLC SN74F112N

    SN74F112 DUAL J-K NEGATIVE-EDGE-
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74F112N Bulk 20,755 815
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.37
    • 10000 $0.37
    		Buy Now

    Rochester Electronics LLC 74F112PC

    IC FF JK TYPE DUAL 1BIT 16DIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F112PC Tube 15,172 807
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.37
    • 10000 $0.37
    		Buy Now
    74F112PC Bulk 2,350 807
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.37
    • 10000 $0.37
    		Buy Now

    Rochester Electronics LLC 74F112SCX

    IC FF JK TYPE DUAL 1BIT 16SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F112SCX Bulk 13,243 1,567
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.19
    		Buy Now

    Rochester Electronics LLC SN74F112DR

    SN74F112 DUAL J-K NEGATIVE-EDGE-
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74F112DR Bulk 13,182 1,060
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.28
    		Buy Now

    Rochester Electronics LLC 74F112SJ

    IC FF JK TYPE DUAL 1BIT 16SOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F112SJ Tube 11,484 833
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.36
    • 10000 $0.36
    		Buy Now
    Find more 74F112 price and stock on Findchips.com

    74F112 Datasheets (27)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    74F112 Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112 Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112 Philips Semiconductors Dual J-K negative edge-triggered flip-flop Original PDF
    74F112 Signetics Dual JK Negative Edge Triggered Flip-Flop Scan PDF
    74F112CW Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112DC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F112PC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112PC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112PC National Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112PC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Scan PDF
    74F112PC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F112PC_NL Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112PCQR Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F112PCX Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112QC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F112SC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112SC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112SC National Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F112SC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Scan PDF
    74F112SC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF

    74F112 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74F112

    Abstract: 74F112PC 74F112SC 74F112SJ F112 M16A M16D N16E
    Text: 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly


    Original     		PDF 74F112 74F112 74F112PC 74F112SC 74F112SJ F112 M16A M16D N16E

    74F112

    Abstract: 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E
    Text: Revised September 2000 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not


    Original     		PDF 74F112 74F112 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E

    74F112

    Abstract: 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E
    Text: Revised July 1999 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not


    Original     		PDF 74F112 74F112 74F112PC 74F112SC 74F112SJ M16A M16D MS-001 N16E

    74F112

    Abstract: 74F112PC 74F112SC 74F112SJ C1995 F112 M16A M16D N16E
    Text: 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F112 contains two independent high-speed JK flipflops with Direct Set and Clear inputs Synchronous state changes are initiated by the falling edge of the clock Triggering occurs at a voltage level of the clock and is not directly related to the transition time The J and K inputs can


    Original     		PDF 74F112 74F112PC 74F112SC 74F112 74F112PC 74F112SC 74F112SJ C1995 F112 M16A M16D N16E

    k0215

    Abstract: 74F112 I74F112D I74F112N N74F112D N74F112N
    Text: INTEGRATED CIRCUITS 74F112 Dual J-K negative edge-triggered flip-flop Product specification IC15 Data Handbook Philips Semiconductors 1990 Feb 09 Philips Semiconductors Product specification Dual J-K negative edge-triggered flip-flop FEATURE 74F112 PIN CONFIGURATION


    Original     		PDF 74F112 74F112, k0215 74F112 I74F112D I74F112N N74F112D N74F112N

    schematic diagram crt tv samsung

    Abstract: schematic diagram crt tv sharp schematic diagram inverter lcd monitor fujitsu P24R10 37 TV samsung lcd Schematic circuit diagram pcb circuit diagram of crt tv samsung FLC31SVC6S toshiba notebook schematic diagram free CT1642 samsung crt monitor circuit diagram
    Text: 65550/554/555 & 69000 HiQVideo Series Application Note Book Revision 1.1 December 1998  Copyright Notice Copyright 1998 Chips and Technologies, Inc., a subsidiary of Intel Corporation. ALL RIGHTS RESERVED. This manual is copyrighted by Chips and Technologies, Inc., a subsidiary of Intel Corporation. You may not reproduce, transmit ,


    Original     		PDF 655xx AN119 schematic diagram crt tv samsung schematic diagram crt tv sharp schematic diagram inverter lcd monitor fujitsu P24R10 37 TV samsung lcd Schematic circuit diagram pcb circuit diagram of crt tv samsung FLC31SVC6S toshiba notebook schematic diagram free CT1642 samsung crt monitor circuit diagram

    CD4558

    Abstract: NC7S125 MC74F138N HCF4541 Motorola MC74HC251N 74ACT161 DHVQFN-20 74V1G08 SOT323/5 HCF4017 SN74ACT14DR
    Text: Logic Cross-Reference Introduction This Logic Cross-Reference for Buyers, Distribution Specialists and others with an interest in Logic will assist in finding a device made by Texas Instruments that is identical or similar to many of our competitors’ Logic products.


    Original     		PDF 74ABT16244 A010203 53001cov SCYB017 CD4558 NC7S125 MC74F138N HCF4541 Motorola MC74HC251N 74ACT161 DHVQFN-20 74V1G08 SOT323/5 HCF4017 SN74ACT14DR

    Untitled

    Abstract: No abstract text available
    Text: TC74ACT112FN TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74ACT112FN Dual J-K Flip Flop with Preset and Clear Note: The TC74ACT112 is an advanced high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate and double-layer metal wiring C2MOS technology.


    Original     		PDF TC74ACT112FN TC74ACT112

    74F112

    Abstract: TC74ACT112 TC74ACT112F TC74ACT112FN TC74ACT112P
    Text: TC74ACT112P/F/FN TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74ACT112P,TC74ACT112F,TC74ACT112FN Dual J-K Flip Flop with Preset and Clear Note: The TC74ACT112 is an advanced high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate and double-layer metal


    Original     		PDF TC74ACT112P/F/FN TC74ACT112P TC74ACT112F TC74ACT112FN TC74ACT112 74F112 TC74ACT112FN

    M Signal for LCD

    Abstract: M signal square wave signal generator charge generator ero electronic ghost 74F112 LCD for Frequency
    Text: Technical Note Crystal Clear and Visibly Superior LCD Modules M Signal for LCD The LCD panel requires an M signal, which is a clock signal that alternates LC driving. In order to prevent a build up of charge and hence a polarization of the liquid crystal, the M


    Original     		PDF LOAD/256) M Signal for LCD M signal square wave signal generator charge generator ero electronic ghost 74F112 LCD for Frequency

    Untitled

    Abstract: No abstract text available
    Text: TC74AC112P/F TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC112P,TC74AC112F Dual J-K Flip Flop with Preset and Clear The TC74AC112 is an advanced high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate and double-layer metal wiring C2MOS technology.


    Original     		PDF TC74AC112P/F TC74AC112P TC74AC112F TC74AC112

    Untitled

    Abstract: No abstract text available
    Text: TC74AC112P/F/FN TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC112P,TC74AC112F,TC74AC112FN Dual J-K Flip Flop with Preset and Clear Note: The TC74AC112 is an advanced high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate and double-layer metal


    Original     		PDF TC74AC112P/F/FN TC74AC112P TC74AC112F TC74AC112FN TC74AC112

    112SC

    Abstract: No abstract text available
    Text: S E M I C O N D U C T O R TM 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description A synchronous Inputs: The ’F112 contains tw o independent, high-speed JK flip-flops w ith D irect S e t and C lear inputs. Synchronous state changes are initiated by th e falling edge of the clock. Trigger­


    OCR Scan     		PDF 74F112 112SC

    Untitled

    Abstract: No abstract text available
    Text: S E M IC O N D U C T O R tm 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description Asynchronous Inputs: The ’F112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trigger­


    OCR Scan     		PDF 74F112 16-Lead

    F112

    Abstract: No abstract text available
    Text: 112 54F/74F112 C onnection Diagrams Dual JK Negative Edge-Triggered Flip-Flop D escription T he 'F112 c o n ta in s tw o in d e p e n d e n t, h ig h -sp e e d J K flip -flo p s w ith D ire c t S e t and C le a r in p u ts . S y n c h ro n o u s s ta te ch a n g e s are in itia te d by th e


    OCR Scan     		PDF 54F/74F112 54F/74F F112

    Untitled

    Abstract: No abstract text available
    Text: August 1995 Semiconductor & 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trig­


    OCR Scan     		PDF 74F112

    Untitled

    Abstract: No abstract text available
    Text: NATIONAL SEMICOND { L O G I C } 10E D | b S D U S E T - r% \National éHàSemiconductor H 00b7111 b - Q l - 1 | 1 54F/74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 'F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state


    OCR Scan     		PDF 00b7111

    Untitled

    Abstract: No abstract text available
    Text: Philips Semiconductors-Signetics Document No. 853-0338 ECN No. 98775 Date of issue February 9 ,1 990 Status Product Specification FAST 74F112 Flip-Flop Dual J-K Negative Edge-triggered Flip-Flop FAST Products TYPE FEATURE T Y P 'C A L ^ ax 100MHz 74F112 • Industrial temperature range


    OCR Scan     		PDF 74F112 N74F112 100MHz 74F112, N74F112N I74F112N 16-Pin N74F112D I74F112D

    74F112

    Abstract: 74f112 motorola
    Text: Ä M O T O R O L A Product P review MC54F/74F112 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION — MC54F/74F112 co ntains tw o independent, h ig h ­ speed JK flip -flo p s w ith D irect Set and Clear inputs. S ynchronous state changes are initia te d b y th e fa llin g edge o f th e clock. T rig ­


    OCR Scan     		PDF MC54F/74F112 MC54F/74F1L MC54F/74F112 54/74F 74F112 74f112 motorola

    Untitled

    Abstract: No abstract text available
    Text: National d it Semiconductor 54F/74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 'F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trig­


    OCR Scan     		PDF 54F/74F112

    Untitled

    Abstract: No abstract text available
    Text: Ol & National Semiconductor 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description Asynchronous Inputs: LOW input to Sq sets Q to HIGH level LOW input to C0 sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on Cq and S q makes both Q


    OCR Scan     		PDF 74F112

    9472

    Abstract: No abstract text available
    Text: 9 National Semiconductor 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 'F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Trig­


    OCR Scan     		PDF 74F112 bS01122 00flZ217 9472

    Untitled

    Abstract: No abstract text available
    Text: TOSHIBA TC74AC112 Dual J-K Flip-Flop with Preset and Clear Features: • High Speed: fmax = 170M H z typ. at Vcc = 5V • Low Power Dissipation: lcc = 4|iA (max.) at Ta = 25°C • High Noise Immunity: V N,H = V NIL = 28% V cc (min.) • Symmetrical Output Impedance: ll0Hl = l0L = 24mA


    OCR Scan     		PDF TC74AC112

    16PIN

    Abstract: 74F112 TC74ACT112 TC74ACT112F TC74ACT112FN TC74ACT112P
    Text: TO SH IBA TC74ACT112P/F/FN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74ACT112P, TC74ACT112F, TC74ACT112FN DUAL J - K FLIP FLOP WITH PRESET AND CLEAR Note The JEDEC SOP (FN) is not available in Japan The TC74ACT112 is an advanced high speed CMOS DUAL JK FLIP FLOP fabricated with silicon gate and double - layer


    OCR Scan     		PDF TC74ACT112P/F/FN TC74ACT112P, TC74ACT112F, TC74ACT112FN TC74ACT112 16PIN 74F112 TC74ACT112F TC74ACT112FN TC74ACT112P