Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74AC11648 Search Results

    74AC11648 Datasheets (15)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    74AC11648 Texas Instruments OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS Original PDF
    74AC11648 Texas Instruments Original PDF
    74AC11648D Philips Semiconductors 5 V, octal transceiver/register with direction pin (3-state), INV Scan PDF
    74AC11648DNT Texas Instruments 74AC11648 - IC AC SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDIP28, 0.300 INCH, PLASTIC, DIP-28, Bus Driver/Transceiver Original PDF
    74AC11648DW Texas Instruments 74AC11648 - IC AC SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO28, PLASTIC, SO-28, Bus Driver/Transceiver Original PDF
    74AC11648DW Texas Instruments OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS Original PDF
    74AC11648DW Texas Instruments OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS Scan PDF
    74AC11648DW Texas Instruments OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS Scan PDF
    74AC11648DWR Texas Instruments 74AC11648 - IC AC SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO28, PLASTIC, SO-28, Bus Driver/Transceiver Original PDF
    74AC11648N Philips Semiconductors 5 V, octal transceiver/register with direction pin (3-state), INV Scan PDF
    74AC11648NT Texas Instruments 74AC11648 - Octal Bus Transceivers And Registers 28-PDIP -40 to 85 Original PDF
    74AC11648NT Texas Instruments OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS Original PDF
    74AC11648NT Texas Instruments Octal Bus Transceivers And Registers 28-PDIP -40 to 85 Original PDF
    74AC11648NT Texas Instruments OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS Scan PDF
    74AC11648NT Texas Instruments OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS Scan PDF

    74AC11648 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    74AC11648

    Abstract: No abstract text available
    Text: 74AC11648 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCAS114 – MARCH 1990 – REVISED APRIL 1993 • • • • • • • • DW OR NT PACKAGE TOP VIEW Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data Inverting Data Paths


    Original
    74AC11648 SCAS114 500-mA 300-mil PDF

    74AC11648

    Abstract: No abstract text available
    Text: 74AC11648 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3ĆSTATE OUTPUTS ăą SCAS114 − MARCH 1990 − REVISED APRIL 1993 • • • • • • • • DW OR NT PACKAGE TOP VIEW Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data


    Original
    74AC11648 SCAS114 500-mA 300-mil PDF

    74AC11648

    Abstract: No abstract text available
    Text: 74AC11648 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3ĆSTATE OUTPUTS ăą SCAS114 − MARCH 1990 − REVISED APRIL 1993 • • • • • • • • DW OR NT PACKAGE TOP VIEW Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data


    Original
    74AC11648 SCAS114 500-mA 300-mil 74AC11648 PDF

    74AC11648

    Abstract: No abstract text available
    Text: 74AC11648 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCAS114 – MARCH 1990 – REVISED APRIL 1993 • • • • • • • • DW OR NT PACKAGE TOP VIEW Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data Inverting Data Paths


    Original
    74AC11648 SCAS114 500-mA 300-mil 74AC11648 PDF

    74AC11648

    Abstract: No abstract text available
    Text: 74AC11648 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3ĆSTATE OUTPUTS ăą SCAS114 − MARCH 1990 − REVISED APRIL 1993 • • • • • • • • DW OR NT PACKAGE TOP VIEW Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data


    Original
    74AC11648 SCAS114 500-mA 300-mil PDF

    74AC11648

    Abstract: No abstract text available
    Text: 74AC11648 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCAS114 – MARCH 1990 – REVISED APRIL 1993 • • • • • • • • DW OR NT PACKAGE TOP VIEW Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data Inverting Data Paths


    Original
    74AC11648 SCAS114 500-mA 300-mil 74AC11648 PDF

    74AC11648

    Abstract: No abstract text available
    Text: 74AC11648 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3ĆSTATE OUTPUTS ăą SCAS114 − MARCH 1990 − REVISED APRIL 1993 • • • • • • • • DW OR NT PACKAGE TOP VIEW Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data


    Original
    74AC11648 SCAS114 500-mA 300-mil PDF

    74AC11648

    Abstract: No abstract text available
    Text: 74AC11648 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3ĆSTATE OUTPUTS ăą SCAS114 − MARCH 1990 − REVISED APRIL 1993 • • • • • • • • DW OR NT PACKAGE TOP VIEW Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data


    Original
    74AC11648 SCAS114 500-mA 300-mil PDF

    74AC11648

    Abstract: No abstract text available
    Text: 74AC11648 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCAS114 – MARCH 1990 – REVISED APRIL 1993 • • • • • • • • DW OR NT PACKAGE TOP VIEW Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data Inverting Data Paths


    Original
    74AC11648 SCAS114 500-mA 300-mil PDF

    74AC11648

    Abstract: 74AC11648NT
    Text: 74AC11648 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3ĆSTATE OUTPUTS ăą SCAS114 − MARCH 1990 − REVISED APRIL 1993 • • • • • • • • DW OR NT PACKAGE TOP VIEW Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data


    Original
    74AC11648 SCAS114 500-mA 300-mil 74AC11648 74AC11648NT PDF

    74AC11648

    Abstract: No abstract text available
    Text: 74AC11648 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3ĆSTATE OUTPUTS ăą SCAS114 − MARCH 1990 − REVISED APRIL 1993 • • • • • • • • DW OR NT PACKAGE TOP VIEW Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data


    Original
    74AC11648 SCAS114 500-mA 300-mil PDF

    x2816

    Abstract: L1628 74AC11648
    Text: 74AC11648 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCAS114 – MARCH 1990 – REVISED APRIL 1993 • • • • • • • • DW OR NT PACKAGE TOP VIEW Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data Inverting Data Paths


    Original
    74AC11648 SCAS114 500-mA 300-mil x2816 L1628 PDF

    74AC11648

    Abstract: A0237
    Text: TEXAS INSTR 31E LOGIC D • 3^1723 □0fic130t> b ■ T I I3 54AC11648, 74AC11648 OCTAL BUS TRANSCEIVERS AND REGISTERS -T ' 3 2 .-3 1 • Independent Registers A and B Buses • Multiplexed Real-Time and Stored Data • Inverting Data Paths • Flow-Through Architecture to Optimize


    OCR Scan
    flSbl723 54AC11648, 74AC11648 -T-32 D3457, 1990-REVISED 500-mA 300-mil A0237 PDF

    74AC11648

    Abstract: CBAF
    Text: 54AC11648, 74AC11648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS _ D3457, M AR C H 1990 -R E V IS E D M AY 1990 Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data 54AC11648 . . . JT PACKAGE


    OCR Scan
    54AC11648, 74AC11648 d3457, 1990-revised 500-mA 300-mil 54AC11648 74AC11648 CBAF PDF

    SAB 529

    Abstract: 74AC11648
    Text: 74AC11648 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS I— * * * * * * * * Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data Inverting Data Paths Flow-Through Architecture Optimizes


    OCR Scan
    74AC11648 D3457, 1990-REVISED APRIL1993 500-mA 300-mil 1L17E3 T471S SAB 529 74AC11648 PDF

    xm 69 rb

    Abstract: 74AC11648
    Text: 74AC11648 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS D3457, MARCH 1990 - REVISED APRIL 1993 DW OR NT PACKAGE TOP VIEW Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data Inverting Data Paths u [ 1 28 ] C L K A B At Ï


    OCR Scan
    74AC11648 D3457, 500-mA 300-mil xm 69 rb PDF

    74AC11648

    Abstract: No abstract text available
    Text: 31E D ASL1723 □0fic]30t> b • TII3 54AC11648, 74AC11648 OCTAL BUS TRANSCEIVERS AND REGISTERS TEXAS INSTR LOGIC ■ - T '3 2 .- 3 l • Independent Registers A and B Buses • Multiplexed Real-Time and Stored Data • Inverting Data Paths • Flow-Through Architecture to Optimize


    OCR Scan
    ASL1723 54AC11648, 74AC11648 54AC11648 t1990-REVISED D3457, 500-mA 74AC11648 PDF

    as1012

    Abstract: 74AC11648
    Text: 74AC11648 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS D3457, MARCH 1990 - REVISED APRIL 1993 * Independent Registers for A and B Buses DW or^nt p a c k a g e * Multiplexed Real-Time and Stored Data * Inverting Data Paths o e [ 1 28 ] CLKAB * Flow-Through Architecture Optimizes


    OCR Scan
    74AC11648 D3457, 500-mA 300-mll as1012 PDF

    74AC11648

    Abstract: No abstract text available
    Text: 54AC11648, 74AC 11648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS T10161D3457, MARCH 1990 Independent Registers A and B Buses 54AC11648 . . . JT PACKAGE 74AC11648 . . . DW OR NT PACKAGE Multiplexed Real-Time and Stored Data TOP VIEW Inverting Data Paths


    OCR Scan
    54AC11648, T10161--D3457, 500-mA 300-mil 54AC11640 74AC11646 74AC11648 PDF

    74AC11648

    Abstract: No abstract text available
    Text: 74AC/ACT 11648 Signetics Octal Transceiver/Register w/Direction Pin 3-State , INV Objective Specification ACL Products GENERAL INFORMATION FEATURES C O N D IT IO N S T . s 25°C ; G N D = 0V; • Octal bidirectional bus interface SYMBOL • 3-State buffers


    OCR Scan
    74AC/ACT 74AC11648 PDF

    74AC11648

    Abstract: No abstract text available
    Text: 54ACT11648, 74ACT11648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS T I0 1 6 2 — D 34 58, M A R C H 1990 5 4A C T 11648 . JT P A C K A G E 7 4A C T 11648 . 0 W O R NT P A C K A G E Inputs are TTL-Voltage Compatible • Independent Registers A and B Buses


    OCR Scan
    54ACT11648, 74ACT11648 500-mA 300-mil 54ACT11648 74AC11648 PDF