Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    7476 JK Search Results

    7476 JK Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    ADCS7476AIMFX/NOPB Texas Instruments 1MSPS, 12-/10-/8-Bit A/D Converters in SOT-23 & LLP 6-SOT-23 -40 to 125 Visit Texas Instruments Buy
    ADCS7476AIMF/NOPB Texas Instruments 1MSPS, 12-/10-/8-Bit A/D Converters in SOT-23 & LLP 6-SOT-23 -40 to 125 Visit Texas Instruments Buy
    ADCS7476AIMFE/NOPB Texas Instruments 1MSPS, 12-/10-/8-Bit A/D Converters in SOT-23 & LLP 6-SOT-23 -40 to 125 Visit Texas Instruments Buy
    ADCS7476AIMFX Texas Instruments 1MSPS, 12-/10-/8-Bit A/D Converters in SOT-23 & LLP 6-SOT-23 -40 to 125 Visit Texas Instruments
    ADCS7476AIMF Texas Instruments 1MSPS, 12-/10-/8-Bit A/D Converters in SOT-23 & LLP 6-SOT-23 -40 to 125 Visit Texas Instruments

    7476 JK Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74573

    Abstract: 74574 7486 XOR GATE 7486 full adder latch 74574 7408, 7404, 7486, 7432 7490 Decade Counter 74373 cmos dual s-r latch 2 bit magnitude comparator using 2 xor gates design a BCD counter using j-k flipflop
    Text: Semiconductor Logic Device Cross-Reference Here is a comprehensive cross-reference of TTL and CMOS chips that are readily available over the counter from such places as Maplin Electronics in the UK . Tables of both TTL and CMOS devices are provided along with tables grouping chips with the same functionality together.


    Original     		PDF

    ci 7476

    Abstract: 7476 PIN DIAGRAM pin diagram of 7476 jk flip flop 7476 pin diagram of ttl 7476 7476 7476 PIN DIAGRAM input and output 7476 J-K Flip-Flop 7476 ttl LS 7476
    Text: Signetics 7476, LS76 Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-trig­ gered. JK information is loaded into the


    OCR Scan     		PDF 74LS76 1N916, 1N3064, 500ris 500ns ci 7476 7476 PIN DIAGRAM pin diagram of 7476 jk flip flop 7476 pin diagram of ttl 7476 7476 7476 PIN DIAGRAM input and output 7476 J-K Flip-Flop 7476 ttl LS 7476

    IC 7476

    Abstract: 7476 truth table circuit diagram with IC 7476 7476 IC J-K Flip-Flop 7476 7476 logic diagram 7476 Connection diagram 7476 ttl 7476 J-K Flip-Flop logic ic 7476
    Text: FAIRCHILD TTL/SSI . 9N76/5476, 7476 D UA L JK M A STER /SLA VE F LIP -F LO P W ITH SEPARATE PRESETS, CLEARS A N D CLOCKS DESCRIPTION — The T TL/S SI 9N 76 /54 7 6 , 7476 is a Dual JK Master/Slave flip-flop with separate presets, separate clears and separate clocks.


    OCR Scan     		PDF 9N76/5476, 11N76/7476 400ft IC 7476 7476 truth table circuit diagram with IC 7476 7476 IC J-K Flip-Flop 7476 7476 logic diagram 7476 Connection diagram 7476 ttl 7476 J-K Flip-Flop logic ic 7476

    PIN CONFIGURATION 7476

    Abstract: pin diagram of 7476 7476 PIN DIAGRAM 7476 FUNCTION TABLE pin diagram of ttl 7476 7476 pin configuration LS 7476 7476 PIN DIAGRAM input and output 74LS76 J-K Flip-Flop 7476
    Text: 7476, LS76 Sjgnetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-trig­ gered. JK information is loaded into the


    OCR Scan     		PDF 74LS76 1N916, 1N3064, 500ns 500ns PIN CONFIGURATION 7476 pin diagram of 7476 7476 PIN DIAGRAM 7476 FUNCTION TABLE pin diagram of ttl 7476 7476 pin configuration LS 7476 7476 PIN DIAGRAM input and output J-K Flip-Flop 7476

    pin diagram of 7476

    Abstract: 7476 FUNCTION TABLE 7476 J-K Flip-Flop PIN CONFIGURATION 7476 7476 PIN DIAGRAM 7476 Jk 74ls76 pin out 74LS76 7476 PIN DIAGRAM input and output J-K Flip-Flop 7476
    Text: 7476, LS76 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with Individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-trig­ gered. JK information is loaded into the


    OCR Scan     		PDF 74LS76 1N916, 1N3064, 500ns 500ns pin diagram of 7476 7476 FUNCTION TABLE 7476 J-K Flip-Flop PIN CONFIGURATION 7476 7476 PIN DIAGRAM 7476 Jk 74ls76 pin out 7476 PIN DIAGRAM input and output J-K Flip-Flop 7476

    jk flip flop 7476

    Abstract: 7476 PIN DIAGRAM 7476 7476 ttl 7476 PIN DIAGRAM input and output TTL 74ls76 pin diagram of 7476 PIN CONFIGURATION 7476 7476 J-K Flip-Flop pin diagram of ttl 7476
    Text: Signetics 7476, LS76 Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-trig­ gered. JK information is loaded into the


    OCR Scan     		PDF 74LS76 1N916, 1N3064, 500ns jk flip flop 7476 7476 PIN DIAGRAM 7476 7476 ttl 7476 PIN DIAGRAM input and output TTL 74ls76 pin diagram of 7476 PIN CONFIGURATION 7476 7476 J-K Flip-Flop pin diagram of ttl 7476

    pin diagram of 7476

    Abstract: 74LS76 PIN CONFIGURATION 7476 7476 PIN DIAGRAM input and output Jk 74ls76 pin out 7476 FUNCTION TABLE 7476 J-K Flip-Flop 7476 pin configuration TTL 7476 7476 logic diagram
    Text: 7476, LS76 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-triggered. JK information is loaded into the master while the Clock is HIGH and


    OCR Scan     		PDF 74LS76 1N916, 1N3064, 500ns 500ns pin diagram of 7476 PIN CONFIGURATION 7476 7476 PIN DIAGRAM input and output Jk 74ls76 pin out 7476 FUNCTION TABLE 7476 J-K Flip-Flop 7476 pin configuration TTL 7476 7476 logic diagram

    7476 truth table

    Abstract: 74ls76 jk flip-flop logic symbol and truth table jk flip flop 7476 7476 PIN DIAGRAM 7476 PIN DIAGRAM input and output pin diagram of 7476 S5476F PIN CONFIGURATION 7476 7476 7476 pin configuration
    Text: 54/7476 54H/74H76 54LS/74LS76 DESCRIPTION The "76” is a D ual J K F lip -F lo p w ith in d iv id ­ ual J, K, C lock, S et and Reset inpu ts. Th e 7476 and 74H76 are p o sitive pulse trig g e re d flip -flo p s . JK in fo rm a tio n is loaded in to the m aster w h ile the C lock is H IG H and tra n s ­


    OCR Scan     		PDF 54H/74H76 54LS/74LS76 74H76 74LS76 7476 truth table 74ls76 jk flip-flop logic symbol and truth table jk flip flop 7476 7476 PIN DIAGRAM 7476 PIN DIAGRAM input and output pin diagram of 7476 S5476F PIN CONFIGURATION 7476 7476 7476 pin configuration

    74ls76 jk flip-flop logic symbol and truth table

    Abstract: 7476PC 7476 PIN DIAGRAM 7476 truth table 74LS76PC 74LS76 dual flip-flop pin diagram of 7476 74LS76D 74LS76DC Jk 74ls76 pin out
    Text: 76 CONNECTIO N DIAGRAM PINOUT A ^54/7476 OZZô/b> ^54H /74H 76 G f / c t l l/54LS/74LS76 DUAL JK FLIP-FLOP With Separate Sets, Clears and Clocks c p i [T DESCRIPTION — The ’76 and 'H76 are dual JK m aster/slave flip -flo p s with separate Direct Set, D irect Clear and Clock Pulse inputs fo r each flip -flop .


    OCR Scan     		PDF 54H/74H76 l/54LS/74LS76 54/74H 54/74LS CLS76) 74ls76 jk flip-flop logic symbol and truth table 7476PC 7476 PIN DIAGRAM 7476 truth table 74LS76PC 74LS76 dual flip-flop pin diagram of 7476 74LS76D 74LS76DC Jk 74ls76 pin out

    7476 truth table

    Abstract: 7476 logic diagram 74LS76P 7476PC 74ls76
    Text: NATIONA L SEMICOND -CLOGIO 02E D | b S O U S E 76 GGbBVSO t, | 3 T-ŸL- 0 7 -0 7 CONNECTION DIAGRAM PINOUT A 54/7476 54H/74H76 54LS/74LS76 DUAL JK FLIP-FLOP With Separate Sets, Clears and Clocks DESCRIPTION — The '76 and 'H76 are dual JK master/slave flip-flops with


    OCR Scan     		PDF 54H/74H76 54LS/74LS76 54/74H 54/74LS CLS76) 7476 truth table 7476 logic diagram 74LS76P 7476PC 74ls76

    logic ic 7476 pin diagram

    Abstract: and pin diagram of IC 7476 logic ic 7476 flip-flop pin diagram 7476 truth table pin diagram for IC 7476 pin configuration of 74LS76 IC IC 74LS76 logic ic 74LS76 pin diagram 74Ls76 truth table 74LS80
    Text: 54/7476 54H/74H76 54LS/74LS76 DESCRIPTION ORDERING CODE PACKAGES PIN CONF. 2 The 74LS76 is a negative edge triggered flip-flop. The J and K inputs must be stable only one setup time prior to the HIGH-toLOW Clock transition. The Set Sd and Reset (Rd ) are asynchro­


    OCR Scan     		PDF 54H/74H76 54LS/74LS76 74H76 74LS76 54H/74H 54S/74S 54LS/74LS logic ic 7476 pin diagram and pin diagram of IC 7476 logic ic 7476 flip-flop pin diagram 7476 truth table pin diagram for IC 7476 pin configuration of 74LS76 IC IC 74LS76 logic ic 74LS76 pin diagram 74Ls76 truth table 74LS80

    74LS76P

    Abstract: 74LS76D IC 7476 pinout logic ic 7476 flip-flop pin diagram and pin diagram of IC 7476 logic ic 7476 pin diagram 7476PC 74H76 74LS76 pinout 74LS76 IC
    Text: 76 CO NNECTIO N DIAGRAM PINOUT A /54/7476 0 / / o / c^ ^S4H/74H76 Gf / ci 7 ^ 54LS/74LS76£ v / 6 / 6 DUAL JK FLIP-FLOP With Separate Sets, Clears and Clocks DESCRIPTION — The ’76 and 'H76 are dual JK m aster/slave flip -flo p s with separate Direct Set, D irect Clear and Clock Pulse inputs fo r each flip-flop.


    OCR Scan     		PDF S4H/74H76 54LS/74LS76£ 54/74H 54/74LS CLS76) 74LS76P 74LS76D IC 7476 pinout logic ic 7476 flip-flop pin diagram and pin diagram of IC 7476 logic ic 7476 pin diagram 7476PC 74H76 74LS76 pinout 74LS76 IC

    CI 7473

    Abstract: counter with 7473 7490 Decade Counter 7476 up down counter 7476 counter ci 74192 decade counter 7492 74122 Retriggerable Monostable Multivibrator ci 7476 7490 counter
    Text: BIPOLAR DIGITAL ICs continued :lip-flops T 7472/5472 T 7473/5473 T 7474/5474 T 7476/5476 T 74107/54107 T 74121/54121 T 74122/54122 T 74123/54123 Jther functions T 7441 A/5441 A T 7442/5442 T 7443/5443 T 7444/5444 T 7475/5475 T 7481/5481 T 7483/5483 T 7484/5484


    OCR Scan     		PDF 16-bit Divide-by-12 CI 7473 counter with 7473 7490 Decade Counter 7476 up down counter 7476 counter ci 74192 decade counter 7492 74122 Retriggerable Monostable Multivibrator ci 7476 7490 counter

    7476 ic specifications

    Abstract: ic 7476 IC 7476 JK logic diagram of ic 7476 7476 logic diagram 7476 ic
    Text: SN547G, SN54LS76A, SN7476, SN74LS76A DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR D EC EM BE R 1 9 8 3 -R E V IS E D M A R C H • Dependable Texas Instruments Quality and Reliability TO P V IE W ] *^16 : i k iclkC 15 H 1 Q 1 prëC 2 14 : i q 1clrC 3 13 DGND


    OCR Scan     		PDF SN547G, SN54LS76A, SN7476, SN74LS76A 7476 ic specifications ic 7476 IC 7476 JK logic diagram of ic 7476 7476 logic diagram 7476 ic

    7472 PIN DIAGRAM

    Abstract: 74ls112 pin diagram 74LS112 TTL 74107 74LS74 7473 pin diagram 74h106 7476 CI 7473 Jk 7476
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL MASTER/SLAVE D59a 54H/74H78 13 A 4 — J. 9— 10 So « Q — 2 J U» CP o 1— CD 0—3 ¿ So Q CP 8_ K Ä Q Co —I I_ Vcc = Pin 14 GND = Pin 7 in Ü Q UJ EDGE-TRIGGERED 9 O (9 D58 54H/74H106 D59b 54H/74H108


    OCR Scan     		PDF 54H/74H78 54H/74H106 54S/74S112, 54LS/74LS112 54H/74H108 54S/74S113, 54LS/74LS113 54H/74H73 54H/74H103 54S/74S113 7472 PIN DIAGRAM 74ls112 pin diagram 74LS112 TTL 74107 74LS74 7473 pin diagram 74h106 7476 CI 7473 Jk 7476

    logic ic 7476 pin diagram

    Abstract: logic ic 74LS76 pin diagram ic 74109 74LS107 74109 dual JK IC 74196 7476 Connection diagram 74LS109 ic 7474 pin diagram 7474 D latch
    Text: IO PO 10 ro o CO 00 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch - o to Item 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit RS Latch 4-Bit RS Latch 4-Bit RS Latch 4-Bit RS Latch 5477 54/7475 93L14 9314


    OCR Scan     		PDF 54LS/74LS77 54LS/74LS75 54LS/74LS197 93L14 54LS/74LS196 54LS/74LS279 54H/74H73, 54LS/74LS73 54LS/74LS107 logic ic 7476 pin diagram logic ic 74LS76 pin diagram ic 74109 74LS107 74109 dual JK IC 74196 7476 Connection diagram 74LS109 ic 7474 pin diagram 7474 D latch

    7472 PIN DIAGRAM

    Abstract: 74574 74LS112 74LS74 7473 dual JK 7472 ttl TTL 7472 7472 ci CI 7473 pin diagram of ttl 7476
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL MASTER/SLAVE ui 3 Q </> “ UI 0 (9 D50 9000 D51 9001 D54 54/7470 13 2 A zz J So 0 g1 o° CP = Q. 1 H H (0 2 O O Q. EDGE-TRIGGERED ¡so J. So O « J. S d 0 —6 CP J . KC Äo Qo -n — J— K Q CD Vcc = Pin 14


    OCR Scan     		PDF 19-olâ 54H/74H71 54H/74H101 54H/74H72 54H/74H102 54H/74H73 54H/74H103 54S/74S113 54LS/74LS113 54H/74H76 7472 PIN DIAGRAM 74574 74LS112 74LS74 7473 dual JK 7472 ttl TTL 7472 7472 ci CI 7473 pin diagram of ttl 7476

    CI 7474

    Abstract: CI 7473 ci 7476 7474 D latch CI 74LS76 CI 74107 TTL 74ls76 fairchild 9024 ci 74LS74 74ls107
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL MASTER/SLAVE EDGE-TRIGGERED D55 9020 D60 9024, 54/74109, 54S/74S109, 54LS/74LS109 ui 9 D UJ 5 -=pi (3 J Q 2 — J SD 0 CP Z o (3 11 4 K Ä 0 Co “LT in > _6 12 CP 3 -0 14 K Co ° 7 o-i- CP 13 —c K Cd °


    OCR Scan     		PDF 54S/74S109, 54LS/74LS109 54H/74H74, 54S/74S74, 54LS/74LS74 54H/74H73, 54LS/74LS279 93L14 54LS/74LS196 54LS/74LS197 CI 7474 CI 7473 ci 7476 7474 D latch CI 74LS76 CI 74107 TTL 74ls76 fairchild 9024 ci 74LS74 74ls107

    7404 dip

    Abstract: 7493 4 bit binary counter 4 nand dip 16 74122 Retriggerable Monostable Multivibrator Noise immunity of 7408 7476 counter CI 7405 Noise immunity of 7486 decade counter 7492 7492 binary counter
    Text: BIPOLAR DIGITAL ICs continued TYPE T T L - T 7 4 , T 54 series" z o 1Q. C TJ a. 5 B O- OC O I=3 O z < ÜJ ID < u < Q- C/3 LU O Gates T 7400/5400 Quad 2-input N A N D 10 40 10 D IP H,P T 7401/5401 Quad 2-input open-collector N A N D 10 40 10 D IP H,P T 7402/5402


    OCR Scan     		PDF P4/5484 16-bit Divide-by-12 7404 dip 7493 4 bit binary counter 4 nand dip 16 74122 Retriggerable Monostable Multivibrator Noise immunity of 7408 7476 counter CI 7405 Noise immunity of 7486 decade counter 7492 7492 binary counter

    SN5476

    Abstract: SN7476
    Text: CIRCUIT TYPES SN5476, SN7476 DUA L J-K MASTER -SL AV E FLIP-FLOP S WITH PRESET A N D CLEAR J O R N D U A L - IN - L IN E O R W F L A T P A C K A G E S T O P V IE W * logic 1Q IQ GND 2K 2Q 2Q TRUTH TABLE (Each Flip-Flop) tn NO TES: »n+t J K Q Qn 1 1 1 1


    OCR Scan     		PDF SN5476, SN7476 15plj 400i2 SN5476

    j45ac

    Abstract: No abstract text available
    Text: 4 b ô b 2 2 b GDGlbflS ITS « I X Y m xYS MCC220 iTAV= 2 X 250 A MCD220 v RRM= 600-1600 V Thyristor Modules Thyristor/Diode Modules Type V V Version 1 Version 1 | 700 900 1300 1500 1700 600 800 1200 1400 1600 MCC220*06io1 MCC220-08io1 MCC220-12io1 MCC220-14ÍO1


    OCR Scan     		PDF MCC220 MCD220 06io1 MCC220-08io1 MCC220-12io1 MCC220-14Ã MCC220-16Ã MCD220-08Ã j45ac

    ma 8630

    Abstract: MCC56-14i01 MCC56-14i01 B MCC56-16IO1 MCC56-06IO1 MCD56-04IO8 MCC56-08IO8 B
    Text: 4bE D • 4bflb22fc. 00011fl4 b B I X Y 'T Z S - i y I X Y S CORP n ix Y S Thyristor Modules Thyristor/Diode Modules Vrm VotM V VM V ra V 500 700 900 1300 1500 1700 400 600 800 1200 1400 1600 Type Version 1 Version 8 Version 6 MCC56-06IO1 MCC56-08IO1 MCC56-12I01


    OCR Scan     		PDF 4bflb22fc. 00011fl4 MCC56 MCD56 MCC56-06IO1 MCC56-08IO1 MCC56-12I01 MCC56-14 MCC56-16io1 MCC56-06 ma 8630 MCC56-14i01 MCC56-14i01 B MCD56-04IO8 MCC56-08IO8 B

    MCC72-12I01

    Abstract: v06v 06io1 diode c72
    Text: 4bE D • 4bôb22b 000116Ö 3 H I X Y I X Y S CORP BIXYS "T “25-Z3 Version 1 400 600 800 1200 1400 1600 MCC72-06ÌO1 MCC72-08ÎO1 MCC72-12Ì01 MCC72-14Ì01 MCC72-16Ì01 Test conditions ImMâi Ifmhs Tvj=T vjm Tc=85°C; 180°sin Itsmi Ifsm (di/dtJc Version 8


    OCR Scan     		PDF MCC72 MCD72 D72-04io8 D72-06io8 D72-08io8 MCD72-12iofi D72-14io8 D72-16io8 MCC72-06 MCC72-08 MCC72-12I01 v06v 06io1 diode c72

    400EM

    Abstract: 472EM cdb 400E CI 74151 CDB404E 4153E 7404 7408 7432 4121EM IC TTL 7460 446E
    Text: JBIGITAl_ _ INTEGRATED IK* m m X.X.L. . L 5400 5402 5403 5404 5405 5406 5407 5408 5409 5410 5413 5416 5417 5420 5430 5432 5437 5438 5440 5442 5446 5447 5450 5451 5453 X . X ROWER 74LS00 74LS02 74LS03 74LS04 74LS05 74LS08 74LS09 74'^SIO 74LS11 •74LS12 74LS13


    OCR Scan     		PDF 74LS00 74LS02 74LS03 74LS04 74LS05 74LS08 74LS09 74LS11 74LS12 74LS13 400EM 472EM cdb 400E CI 74151 CDB404E 4153E 7404 7408 7432 4121EM IC TTL 7460 446E