Untitled
Abstract: No abstract text available
Text: v2.0 ProASICPLUS Flash Family FPGAs F ea t u re s an d B e n e fi t s • 100% Routability and Utilization H ig h C a p ac it y I/O • 75,000 to 1 million System Gates • 27k to 198kbits of Two-Port SRAM • 66 to 712 User I/Os Re pr og ra mm a b le Fl as h T ec h no lo g y
|
Original
|
PDF
|
198kbits
|
schematic diagram atx Power supply 500w
Abstract: pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS
Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 Digital Signal Processors, iCoupler , iMEMS® and iSensor . . . . . 805, 2707, 2768-2769 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-568 RF Connectors . . . . . . . . . . . . . . . . . . . . . . Pages 454-455
|
Original
|
PDF
|
P462-ND
P463-ND
LNG295LFCP2U
LNG395MFTP5U
US2011)
schematic diagram atx Power supply 500w
pioneer PAL 012A
1000w inverter PURE SINE WAVE schematic diagram
600va numeric ups circuit diagrams
winbond bios 25064
TLE 9180 infineon
smsc MEC 1300 nu
TBE schematic diagram inverter 2000w
DK55
circuit diagram of luminous 600va UPS
|
Untitled
Abstract: No abstract text available
Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+
|
Original
|
PDF
|
Delta39Kâ
64-bit
39K200-208EQFP
39K165
39K200
-233MHz
Delta39K165Z
144-FBGA
|
484-FBGA
Abstract: 484FBGA 256-FBGA LB 1 39K250
Text: Delta39K ISR™ CPLD Family ADVANCE INFORMATION CPLDs at FPGA Densities™ • Multiple I/O standards supported — LVCMOS, LVTTL, PCI, SSTL, HSTL, and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs • Programmable slew rate control on each I/O pin
|
Original
|
PDF
|
Delta39KTM
64-bit
484-FBGA
484FBGA
256-FBGA
LB 1
39K250
|
gl324
Abstract: 180 nm CMOS standard cell library AMI 198kB ProASICPLUS Flash Family FPGAs v3.2 APA075
Text: v3.2 TM ProASICPLUS Flash Family FPGAs F ea t u re s an d B e n e fi t s • 100% Routability and Utilization H ig h C a p ac it y I/O • 75,000 to 1 million System Gates • 27k to 198kbits of Two-Port SRAM • 66 to 712 User I/Os Re pr og ra mm a b le Fl as h T ec h no lo g y
|
Original
|
PDF
|
198kbits
gl324
180 nm CMOS standard cell library AMI
198kB
ProASICPLUS Flash Family FPGAs v3.2
APA075
|
JC 201 SC
Abstract: GL324 ProASICPLUS Flash Family FPGAs v3.1
Text: v3.1 TM ProASICPLUS Flash Family FPGAs Fe a t ur es an d B e ne f i ts • 100% Routability and Utilization High C apaci t y I/O • 75,000 to 1 million System Gates • 27k to 198kbits of Two-Port SRAM • 66 to 712 User I/Os Rep ro gra m m able Fl as h T ech nol ogy
|
Original
|
PDF
|
198kbits
JC 201 SC
GL324
ProASICPLUS Flash Family FPGAs v3.1
|
GL324
Abstract: ads pa-600 ups 400 ec
Text: v3.3 TM ProASICPLUS Flash Family FPGAs Fe a t ur es an d B e ne f i ts • 100% Routability and Utilization High C apaci t y I/O • 75,000 to 1 million System Gates • 27k to 198kbits of Two-Port SRAM • 66 to 712 User I/Os Rep ro gra m m able Fl as h T ech nol ogy
|
Original
|
PDF
|
198kbits
GL324
ads pa-600
ups 400 ec
|
ACTEL proASIC PLUS
Abstract: RAM256X9SST APA150 FIFO256X9SST ACTEL proASIC PLUS APA450
Text: v2.0 ProASICPLUS Flash Family FPGAs F ea t u re s an d B e n e fi t s • 100% Routability and Utilization H ig h C a p ac it y I/O • 75,000 to 1 million System Gates • 27k to 198kbits of Two-Port SRAM • 66 to 712 User I/Os Re pr og ra mm a b le Fl as h T ec h no lo g y
|
Original
|
PDF
|
198kbits
ACTEL proASIC PLUS
RAM256X9SST
APA150
FIFO256X9SST
ACTEL proASIC PLUS APA450
|
84 FBGA
Abstract: 39K100 39K200 39K30 39K50 388-BGA
Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs
|
Original
|
PDF
|
Delta39KTM
66-MHz
64-bit
39K165
208-EQFP,
484-FBGA,
388-BGA,
676-FBGA
84 FBGA
39K100
39K200
39K30
39K50
388-BGA
|
8kx1 RAM
Abstract: No abstract text available
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs
|
Original
|
PDF
|
Delta39KTM
233-MHz
MIL-STD-883"
/JESD22A114-A
39K50
39K30
Delta39K
39K165/200
CY3LV002
CY3LV020.
8kx1 RAM
|
39k200
Abstract: CY39200V
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features •Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs
|
Original
|
PDF
|
Delta39KTM
250-MHz
39k200
CY39200V
|
CY39100V484B-125BBI
Abstract: programmable slew rate control IO AT17LV010-10JI CY39030V256-125MBC IO1 5V 39K100 39K165 39K30 39K50 CY39100V208B-125NTC
Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+
|
Original
|
PDF
|
Delta39KTM
66-MHz
64-bit
39K165
MG388
CY39030
-256FBGA
CY39100V484B-125BBI
programmable slew rate control IO
AT17LV010-10JI
CY39030V256-125MBC
IO1 5V
39K100
39K30
39K50
CY39100V208B-125NTC
|
schematic diagram ups 600 actel silicon sculptor
Abstract: FLASHPRO LITE GL324 ProASICPLUS Flash Family FPGAs v3.0 W5108 GL25 APA075 APA150 APA300 APA600
Text: v3.0 TM ProASICPLUS Flash Family FPGAs Fe a t ur es an d B e ne f i ts • 100% Routability and Utilization High C apaci t y I/O • 75,000 to 1 million System Gates • 27k to 198kbits of Two-Port SRAM • 66 to 712 User I/Os Rep ro gra m m able Fl as h T ech nol ogy
|
Original
|
PDF
|
198kbits
schematic diagram ups 600 actel silicon sculptor
FLASHPRO LITE
GL324
ProASICPLUS Flash Family FPGAs v3.0
W5108
GL25
APA075
APA150
APA300
APA600
|
39K100
Abstract: 39K30 39K50
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features — Clock polarity control at each register • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2
|
Original
|
PDF
|
Delta39KTM
64-bit
39K200-208EQFP
39K165
39K200
-233MHz
Delta39K165Z
39K100
39K30
39K50
|
|
|
CY39200V
Abstract: No abstract text available
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ •Multiple I/O standards supported — LVCMOS, LVTTL, 3.3V PCI, SSTL2 I-II , SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs •Programmable slew rate control on each I/O pin
|
Original
|
PDF
|
Delta39KTM
NT208
51-85069-B
388-Lead
MG388
256-Ball
BB256/MB256
1-85108-A
CY39200V
|
XC3S250E design guide
Abstract: XC3S400-4FTG256C XC3S50AN-4TQG144C XC2S600E-6FGG456C XC5VSX50T-1FFG1136C HW-SPAR3E-SK-UNI-G XC3S1400A-4FGG484C XC3S400A-4FTG256C XC2C256-TQ144 XC3S400AN-4FGG400C
Text: Spartan and Virtex Field Programmable Gate Arrays The Spartan-3 FPGA family features a broad range of densities, general functionality and targeted specific application solutions. Spartan-3A DSP: • DSP Optimized • Ideal for applications where integrated DSP MACs and expanded memory
|
Original
|
PDF
|
122-1533-ND
122-1534-ND
122-1512-ND
122-1521-ND
122-1514-ND
122-1531-ND
122-1532-ND
122-1528-ND
122-1536-ND
122-1502-ND
XC3S250E design guide
XC3S400-4FTG256C
XC3S50AN-4TQG144C
XC2S600E-6FGG456C
XC5VSX50T-1FFG1136C
HW-SPAR3E-SK-UNI-G
XC3S1400A-4FGG484C
XC3S400A-4FTG256C
XC2C256-TQ144
XC3S400AN-4FGG400C
|
delta39k
Abstract: 39K100 39K30 39K50
Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+
|
Original
|
PDF
|
Delta39KTM
64-bit
39K165
MG388
CY39030
-256FBGA
delta39k
39K100
39K30
39K50
|
p21 transistor
Abstract: PECLR ACTEL proASIC PLUS APA450
Text: v2.0 ProASICPLUS Flash Family FPGAs F ea t u re s an d B e n e fi t s • 100% Routability and Utilization H ig h C a p ac it y I/O • 75,000 to 1 million System Gates • 27k to 198kbits of Two-Port SRAM • 66 to 712 User I/Os Re pr og ra mm a b le Fl as h T ec h no lo g y
|
Original
|
PDF
|
198kbits
p21 transistor
PECLR
ACTEL proASIC PLUS APA450
|
ACTEL proASIC PLUS
Abstract: ACTEL proASIC PLUS APA450 ProASIC PLUS v0.1
Text: v2.0 ProASICPLUS Flash Family FPGAs F ea t u re s an d B e n e fi t s • 100% Routability and Utilization H ig h C a p ac it y I/O • 75,000 to 1 million System Gates • 27k to 198kbits of Two-Port SRAM • 66 to 712 User I/Os Re pr og ra mm a b le Fl as h T ec h no lo g y
|
Original
|
PDF
|
198kbits
ACTEL proASIC PLUS
ACTEL proASIC PLUS APA450
ProASIC PLUS v0.1
|
RAM256X9SST
Abstract: ProASIC PLUS v0.1
Text: Advanced v0.6 ProASICPLUS Family Flash FPGAs Fe a t ur es an d B e ne f i ts I/O High C apaci t y • Schmitt Trigger option on Every Input • Mixed 2.5V/3.3V Support with Individually-Selectable Voltage and Slew Rate • Bidirectional Global I/Os • Compliance with PCI Specification Revision 2.2
|
Original
|
PDF
|
32-bit
RAM256X9SST
ProASIC PLUS v0.1
|
Untitled
Abstract: No abstract text available
Text: Advanced v0.7 ProASICPLUS Flash Family FPGAs Fe a t ur es an d B e ne f i ts • High Performance, Low Skew, Splitable Global Network • 100% Routability and Utilization High C apaci t y • 75,000 to 1 million System Gates • 27k to 198kbits of Two-Port SRAM
|
Original
|
PDF
|
198kbits
|
Untitled
Abstract: No abstract text available
Text: v2.0 ProASICPLUS Flash Family FPGAs F ea t u re s an d B e n e fi t s • 100% Routability and Utilization H ig h C a p ac it y I/O • 75,000 to 1 million System Gates • 27k to 198kbits of Two-Port SRAM • 66 to 712 User I/Os Re pr og ra mm a b le Fl as h T ec h no lo g y
|
Original
|
PDF
|
198kbits
|
delta39k
Abstract: 39K100 39K165 39K30 39K50 CY3LV010 CY39200V
Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs
|
Original
|
PDF
|
Delta39KTM
64-bit
Delta39K
39K165/200
CY3LV002
CY3LV020.
Delta39K.
39K100
39K165
39K30
39K50
CY3LV010
CY39200V
|
rdl 117-a
Abstract: pa-1000b
Text: A d v a n c e d v O .7 ? TM P r o A S IC ^ F la s h F a m ily F P G A s High Performance, Low Skew, Splitable Global Network 100% Routability and Utilization I/O Schmitt-Trigger Option on Every Input Mixed 2.5V/3.3V Support with Individually-Selectable Voltage and Slew Rate
|
OCR Scan
|
PDF
|
198kbits
rdl 117-a
pa-1000b
|