LMD18200
Abstract: AN-828
Text: LMD18200 3A, 55V H-Bridge General Description The LMD18200 is a 3A H-Bridge designed for motion control applications. The device is built using a multi-technology process which combines bipolar and CMOS control circuitry with DMOS power devices on the same monolithic structure.
|
Original
|
LMD18200
AN-828:
5-Aug-2002]
AN-828
|
PDF
|
5962-8863901
Abstract: No abstract text available
Text: 54FCT573 Octal D-Type Latch with TRI-STATE Outputs General Description Features The ’FCT573 is an octal latch with buffered common Latch Enable LE and buffered common Output Enable (OE) inputs. This device is functionally identical to the ’FCT373 but has
|
Original
|
54FCT573
FCT573
FCT373
5962-886390ze
8639012A
96288639012A
5962Cerdip
5962-8863901
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 100307 Low Power Quint Exclusive OR/NOR Gate General Description The 100307 is monolithic quint exclusive-OR/NOR gate. The Function output is the wire-OR of all five exclusive-OR outputs. All inputs have 50 kΩ pull-down resistors. n n n n n Features 2000V ESD protection
|
Original
|
Out7000
100307DMQB
9459001MX
5962Full
9459001MYA
5962Cerdip
9459001VXA
100307J
|
PDF
|
CERPAK
Abstract: No abstract text available
Text: 54FCT240 Octal Buffer/Line Driver with TRI-STATE Outputs General Description Features The 54FCT240 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved
|
Original
|
54FCT240
54FCT240DMQB
54FCT240FMQB
54FCT240LMQB
20-Lead
Dual-In-Line01RA
96287655012A
CERPAK
|
PDF
|
ECL 100304
Abstract: No abstract text available
Text: 100304 Low Power Quint AND/NAND Gate General Description The 100304 is monolithic quint AND/NAND gate. The Function output is the wire-NOR of all five AND gate outputs. All inputs have 50 kΩ pull-down resistors. n n n n n Features 2000V ESD protection Pin/function compatible with 100104
|
Original
|
DS100304-1
Outp7000
100304DMQB
9153701MX
5962Full
9153701MYA
5962Cerdip
9153701VXA
100304J
ECL 100304
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 100341 Low Power 8-Bit Shift Register General Description Features The 100341 contains eight edge-triggered, D-type flip-flops with individual inputs Pn and outputs (Qn) for parallel operation, and with serial inputs (Dn) and steering logic for bidirectional shifting. The flip-flops accept input data a setup
|
Original
|
9459101MYA
5962Cerdip
9459101VXA
100341J
5962Full
9459101VYA
14-Jul-2000]
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 100301 Low Power Triple 5-Input OR/NOR Gate General Description The 100301 is a monolithic triple 5-input OR/NOR gate. All inputs have 50 kΩ pull-down resistors and all outputs are buffered. n n n n 2000V ESD protection Pin/function compatible with 100101
|
Original
|
DS100302-1
DS100302
24-Pin
9152801MXA
100301J
915280VXA
00301W
5962Full
9152801MYA
|
PDF
|
8763001
Abstract: No abstract text available
Text: 54FCT244 Octal Buffer/Line Driver with TRI-STATE Outputs General Description Features The ’FCT244 is an octal buffer and line driver with TRI-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus-oriented transmitter/
|
Original
|
54FCT244
FCT244
54FCT244DMQB
54FCT244FMQB
54FCT244LMQB
20-Lead
20-Ler
96287630012A
5962Cerdip
8763001
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 54ACQ240 • 54ACTQ240 Quiet Series Octal Buffer/Line Driver with TRI-STATE Outputs General Description The ’ACQ/’ACTQ240 is an inverting octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which
|
Original
|
54ACQ240
54ACTQ240
ACTQ240
7-Mar-2001]
pdf\recode\54ACTQ240
|
PDF
|
ECL 100151
Abstract: No abstract text available
Text: 100351 Low Power Hex D Flip-Flop General Description Features The 100351 contains six D-type edge-triggered, master/ slave flip-flops with true and complement outputs, a pair of common Clock inputs CPa and CPb and common Master Reset (MR) input. Data enters a master when both CPa and
|
Original
|
100351DMQB
9457901MX
5962Full
9457901MYA
5962Cerdip
9457901VXA
100351J
100351WQMLV
28-Jul-2000]
ECL 100151
|
PDF
|
45 Tube
Abstract: No abstract text available
Text: LM2990 Negative Low Dropout Regulator General Description The LM2990 is a three-terminal, low dropout, 1 ampere negative voltage regulator available with fixed output voltages of −5, −5.2, −12, and −15V. The LM2990 uses new circuit design techniques to provide
|
Original
|
LM2990
9570901QXA
LM2990WG
9570901QXA
LM2990WG5
9571101QXA
5962Ceramic
45 Tube
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 100302 Low Power Quint 2-Input OR/NOR Gate General Description The 100302 is a monolithic quint 2-input OR/NOR gate with common enable. All inputs have 50 kΩ pull-down resistors and all outputs are buffered. n n n n 2000V ESD protection Pin/function compatible with 100102
|
Original
|
DS100303-1
H2000
100302DMQB
9152802MX
5962Full
9152802MYA
5962Cerdip
9152802VXA
100302J
|
PDF
|
CERPAK
Abstract: No abstract text available
Text: 100331 Low Power Triple D Flip-Flop General Description Features The 100331 contains three D-type, edge-triggered master/ slave flip-flops with true and complement outputs, a Common Clock CPC , and Master Set (MS) and Master Reset (MR) inputs. Each flip-flop has individual Clock (CPn), Direct
|
Original
|
100331DMQB
9153601MX
5962Full
9153601MYA
5962Cerdip
9153601VXA
100331J
9153601VYA
CERPAK
|
PDF
|
54FCT245
Abstract: No abstract text available
Text: 54FCT245 Octal Bidirectional Transceiver with TRI-STATE Outputs General Description Features The ’FCT245 contains eight non-inverting bidirectional buffers with TRI-STATE outputs and is intended for bus-oriented applications. Current sinking capability is 48 mA on both the
|
Original
|
54FCT245
FCT245
96287629012A
5962Cerdip
8762901RA
5962Full
8762901SA
7-Mar-2001]
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: 100324 Low Power Hex TTL-to-ECL Translator General Description Features The 100324 is a hex translator, designed to convert TTL logic levels to 100K ECL logic levels. The inputs are compatible with standard or Schottky TTL. A common Enable E , when LOW, holds all inverting outputs HIGH and holds all
|
Original
|
system100324DMQB
9153001MX
5962Full
9153001MYA
5962Cerdip
9153001VXA
100324J
9153001VYA
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 100336 Low Power 4-Stage Counter/Shift Register General Description The 100336 operates as either a modulo-16 up/down counter or as a 4-bit bidirectional shift register. Three Select Sn inputs determine the mode of operation, as shown in the Function Select table. Two Count Enable (CEP, CET) inputs
|
Original
|
modulo-16
100336DMQB
9230601MX
5962Full
9230601MYA
5962Cerdip
9230601VXA
100336J
9230601VXA
|
PDF
|