IC TTL 74LS00
Abstract: TTL LS 7400 IC TTL 74 ls 04 7400 fan-out cmos 7400 fan-out TTL 7400 catalog TTL 74ls00 TTL 7400 rise and fall time of ic 74ls00 74LS00 gate
Text: Design Considerations, Testing and Applications Assistance Form FAST AND LS TTL FAST AND LS TTL DATA 3-1 3 DESIGN CONSIDERATIONS SELECTING TTL LOGIC. TTL Families may be mixed in a system for optimum performance. For instance, in new designs, ALS would commonly be used in non-critical speed paths to minimize power consumption while FAST TTL would be used in high
|
Original
|
PDF
|
|
54175
Abstract: D313F
Text: Signetics 54175, 54LS175 Flip-Flops Quad D Flip-Flops Military Logic Products FEATURES • Four edge-triggered D flip-flops • Three speed-power ranges available • Buffered common clock • Buffered, asynchronous Master Reset DESCRIPTION The 54175 and 54LS175 are quad,
|
OCR Scan
|
PDF
|
54LS175
16-Pin
54175/BEA
54LS175/BEA
54175/BFA
54LS175/BFA
54LS175/B2A
54175
D313F
|
Untitled
Abstract: No abstract text available
Text: g MOTOROLA SN74LS136 QUAD 2-INPUT EXCLUSIVE OR GATE QUAD 2-INPUT EXCLUSIVE OR GATE LOW PO W ER SCH O TTKY vcc fui [ïïi [ïïi nn nói m rn J SUFFIX C E R A M IC C A S E 632-08 14 L_J LAJ LU LAJ LU LU L I 1 GND •OPEN COLLECTOR OUTPUTS N SUFFIX PLA STIC
|
OCR Scan
|
PDF
|
SN74LS136
51A-02
54LSXXXJ
SN74LSXXXD
|
Untitled
Abstract: No abstract text available
Text: SG60R4 Schottky TTL • Over 180 LS Devices • ALS • FAST TOTAL TTL COMMITMENT «TOTAL • TTL Compatible Macrocell Arrays • RAMs • PROMs General Information TTL in Perspective proved speed — p o w e r product co m p ared to LS as a result o f ad vanced M O S A IC oxide isolated processing.
|
OCR Scan
|
PDF
|
SG60R4
|
Untitled
Abstract: No abstract text available
Text: Signetics 54161, 54163, 54LS161 A, 54LS163A Counters 4-Bit Binary Counters Military Logic Products FEATURES • Synchronous counting and loading • Two Count Enable inputs for n-blt cascading • Positive edge-triggered clock • Asynchronous reset ’161
|
OCR Scan
|
PDF
|
54LS161
54LS163A
54LS163A)
54LSXXX
500ns
S15ns
54XXX
400S2
|
98915
Abstract: No abstract text available
Text: Signetics I 54LS86, 54S86 Gates Quad TWo-lnput Excluslve-OR Gates Military Logic Products H FUNCTION TABLE INPUTS Product Specification ORDERING INFORMATION ORDER CODE DESCRIPTION OUTPUT 54LS86/BCA, 54S86/BCA A B Y 14-Pin Ceramic DIP L L H H L H L H L H H
|
OCR Scan
|
PDF
|
54LS86,
54S86
54LS86/BCA,
54S86/BCA
14-Pin
54LS86/BDA,
54S86/BDA
54LS86/B2A,
54S86/B2A
98915
|
Untitled
Abstract: No abstract text available
Text: Signetics 54LS245 Transceiver Octal Transceiver 3-State Product Specification Military Logic Products ORDERING INFORMATION FEATURES DESCRIPTION • Octal bidirectional bus interface The 54LS245 is an octal transceiver featuring non-inverting 3-State bus
|
OCR Scan
|
PDF
|
54LS245
54LS245
54LSXXX
500ns
54LSXXX
631ii;
1N916
1N3064,
|
54LS86
Abstract: No abstract text available
Text: Signetics I 54LS86, 54S86 Gates Quad IWo-lnput Exclusive-OR Gates Military Logic Products I FUNCTION TABLE Product Specification ORDERING INFORMATION ORDER CODE D ESCRIPTIO N O U T PU T INPU TS A B Y 14-Pin Ceram ic DIP 54LS86/BCA, 54S86/BCA L L H H L H L
|
OCR Scan
|
PDF
|
54LS86,
54S86
14-Pin
54LS86/BCA,
54S86/BCA
54LS86/BDA,
54S86/BDA
54LS86/B2A,
54S86/B2A
54LS86
|
54LS195
Abstract: No abstract text available
Text: Signetics 54LS195A Shift Register 4-Bit Parallel Access Shift Register Product Specification Military Logic Products appears as four common clocked D flip-flops when the PE input is Low. After the Low-to-High clock transition, data on the parallel inputs D0 - D3 is transferred to
|
OCR Scan
|
PDF
|
54LS195A
54LS195A
54LSXXX
500ns
s15ns
1N3064,
54LS195
|
54LSXXX
Abstract: No abstract text available
Text: 54LS245 S ig n e tic s Transceiver Octal Transceiver 3-State Product Specification Military Logic Products ORDERING INFORMATION FEATURES DESCRIPTION • Octal bidirectional bus interface The 54LS245 is an octal transceiver featuring non-inverting 3-State bus
|
OCR Scan
|
PDF
|
54LS245
54LS245
500ns
54LSXXX
54LSXXX
1N916
N3064,
|
54ls161
Abstract: 54161bea 54161 54LS161A/BEAJC
Text: Signetics 54161, 54163, 54LS161 A, 54LS163A Counters 4-Bit Binary Counters Military Logic Products FEATURES • Synchronous counting and loading • Two Count Enable inputs for n-bit cascading • Positive edge-triggered clock • Asynchronous reset ’161
|
OCR Scan
|
PDF
|
54LS161
54LS163A
LS161A,
500ns
500ns
54LSXXX
54XXX
1N916
1N3064,
54161bea
54161
54LS161A/BEAJC
|
Untitled
Abstract: No abstract text available
Text: 54LS125 Signetics Buffer Quad 3-State Buffer Product Specification Military Logic Products FUNCTION TABLE INPUTS H L X Z ORDERING INFORMATION. D ESCRIPTIO N O U T PU T ORDER CODE C A Y Ceram ic DIP 54LS125/BCA L L H L H X H H (Z) Ceram ic Flat Pack 54LS125/BDA
|
OCR Scan
|
PDF
|
54LS125
54LS125/BCA
54LS125/BDA
54LS125/B2A
20jiA
500ns
54LSXXX
1N916
N3064,
|
54ls10
Abstract: No abstract text available
Text: Signetics I 54LS10, 54S10, 54S11 Gates Triple Three-Input NAND ’10 , AND (’11) Gates Military Logic Products H FUNCTION TABLE ORDERING INFORMATION INPUTS Product Specification DESCRIPTION OUTPUTS A B C Y(’10) Y('11) L L L L H H H H L L H H L L H H L
|
OCR Scan
|
PDF
|
54LS10,
54S10,
54S11
54LS10/BCA,
54S10/BCA,
54S11/BCA
54LS10/BDA,
54S10/BDA,
54S11/BDA
54LS10/B2A
54ls10
|
Untitled
Abstract: No abstract text available
Text: 54LS295B Signetics Shift Register 4-Bit Shift Register with 3-State Outputs Product Specification Military Logic Products FEATURES • 4-bit parallel load shift register • Independent 3-State buffer outputs • See ’395 for serial expansion and Master Reset version
|
OCR Scan
|
PDF
|
54LS295B
54LS295B
54LSXXX
500ns
54LSXXX
1N916
N3064,
|
|
|
dm8551
Abstract: No abstract text available
Text: S i g n e t i c s 5 4 L S 1 7 3 Flip-Flop Quad D-Type Flip-Flop with 3-State Outputs Military Logic Products FEATURES • Edge-triggered D-type register • Gated Input enable for hold “do nothing” mode • 3-State output buffers • Gated output enable control
|
OCR Scan
|
PDF
|
DM8551
54LS173
54LSXXX
500ns
54LSXXX
1N3064,
dm8551
|
54S138
Abstract: 54ls138 TE307
Text: Signetics 54LS138, 54S138 Decoders/Demultiplexers l-of-8 Decoder/Demultiplexer Product Specification Military Logic Products FEATURES E, E2 and one active High (E3). Every output will be High unless E, and E 2 are Low and E3 is High. This multiple enable
|
OCR Scan
|
PDF
|
54LS138,
54S138
1-of-32
54LSXXX
54SXXX
500ns
500ns
s15ns
54S138
54ls138
TE307
|
CP2030
Abstract: No abstract text available
Text: 54LS197 Signetics Counter Presettable 4-Bit Binary Ripple Counter Product Specification Military Logic Products FEATURES counting High-to-Low overrides all other inputs and forces all • High speed 4-bit binary counting transition of the Clock inputs, however,
|
OCR Scan
|
PDF
|
54LS197
54LSXXX
500ns
1N3064,
CP2030
|
54ls14
Abstract: No abstract text available
Text: S ig n e t ic s 5 4 L S 1 4 Schmitt Trigger Hex Inverter Schmitt Trigger Product Specification Military Logic Products DESCRIPTION The 54LS14 contains six logic inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly
|
OCR Scan
|
PDF
|
800mV)
54LS14
54LSXXX
54XXX
54SXXX
500ns
500ns
515ns
1N916
|
Untitled
Abstract: No abstract text available
Text: Signetics 54LS109 Flip-Flop Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Military Logic Products DESCRIPTION Th e 5 4 L S 1 09 is a dual positive edge-trig gered JR-type flip-flop featuring individual J, K, Clock, S et and R eset inputs; also
|
OCR Scan
|
PDF
|
54LS109
54LSXXX
500ns
1N916
1N3064,
|
LSE B3
Abstract: 54S85 LSE -B3 54LSXX 54ls85 signetics
Text: Signetìcs 5485, 54LS85, 54S85 Comparators 4-Bit Magnitude Comparators Military Logic Products FEATURES • Magnitude com parison of any binary words • Serial or parallel expansion without extra gating • Use 54S85 for very high-speed com parisons DESCRIPTION
|
OCR Scan
|
PDF
|
54LS85,
54S85
54S85
500ns
500ns
54LSXX
515ns
1N3064,
LSE B3
LSE -B3
54ls85 signetics
|
54LS244
Abstract: 54s244 54LS240
Text: Signetics I 54LS244, 54S244 Buffers Octal Buffers 3-State Military Logic Products H Product Specification FUNCTION TABLE ORDERING INFORMATION ÖE. L L H H = L = X = (Z) = 0 Eb 1. L H X lb L H X L L H ORDER CODE DESCRIPTION OUTPUTS INPUTS Yb L H 20-Pin Ceramic DIP
|
OCR Scan
|
PDF
|
54LS244,
54S244
20-Pin
54LS244/BRA,
54S244/BRA
54LS244/BSA,
54S244/BSA
54LS244/B2A,
54LS244
54s244
54LS240
|
367a
Abstract: 54367 LS365A
Text: Signetics 54365A, 54367A, 54368A, 54LS365A, 54LS367A Buffers/Drivers ’365A, ’367A Hex Buffer/Driver 3-State ’368A Hex Inverter Buffer (3-State) Military Logic Products Product Specification FUNCTION TABLE ’365A INPUTS ORDERING INFORMATION OE 2 1
|
OCR Scan
|
PDF
|
4365A,
4367A,
4368A,
54LS365A,
54LS367A
16-Pin
54LS365A/BEA,
4365A/BEA
367a
54367
LS365A
|
54164
Abstract: 54LS164 54LS 54164/BCA
Text: 54164, 54LS164 Signetics Shift Registers 8-Bit Serial-ln Parallel-Out Shift Registers Military Logic Products Product Specification FEATURES ORDERING INFORMATION can be used as an Active-High enable for data entry through the other input. Both inputs must be connected together or an
|
OCR Scan
|
PDF
|
54LS164
36MHz
54LS164
54LSXXX
500ns
S15ns
54XXX
1N916,
1N3064,
54164
54LS
54164/BCA
|
Untitled
Abstract: No abstract text available
Text: 54193, 54LS193 Signetics Counters Presettable 4-Bit Binary Up/Down Counters Military Logic Products Product Specification FEATURES • Synchronous reversible 4-bit binary counting • Asynchronous parallel load • Asynchronous reset clear • Expandable without external logic
|
OCR Scan
|
PDF
|
54LS193
54LS193
54XXX
500ns
1N916
1N3064,
54F193
|