6264l
Abstract: No abstract text available
Text: M O SE L VTTEUC M S6264L 8 K x 8 CMOS STATIC RAM Features Description • Available in 70/100 ns Max. ■ Automatic power-down when chip disabled ■ Lower power consumption: MS6264L — 467.5mW (Max.) Operating — 16.5mW (Max.) Standby — 500|iW (Max.) Standby
|
OCR Scan
|
S6264L
MS6264L
MS6264L
S6264L-70PC
S6264L-70FC
S6264L-10PC
S6264L-10FC
6264L
3S3311
00Q3MEÃ
6264l
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M O SEL VITELIC PRELIM INARY V62C318256 2 .7 VOL T 3 2 K X 8 STA TIC RAM Features • Packages - 28-pin TSOP Standard - 28-pin TSOP (Reverse) - 28-pin 600 mil PDIP - 28-pin 300 mil SOP (450 mil pin-to-pin) ■ High-speed: 35, 45, 55, 70 ns ■ Ultra low DC operating current of 3mA (max.)
|
OCR Scan
|
V62C318256
28-pin
V62C318256
144-bit
b3S3311
0D047S4
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M O SEL V tT E U C V53C16258HN HIGH PER FO R M AN C E3.3 VOLT 2 5 6 K X 16 PAG E MODE CMOS DYNAMIC R AM WITH EXTENDED DATA OUTPUT ADVANCED INFORMATION 45 SO 55 60 Max. RAS Access Time, tHAC 45 ns 50 ns 55 ns 60 ns Max. Column Address Access Time, (tCAA)
|
OCR Scan
|
V53C16258HN
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M O S E L V IT E L IC V53C664A 64K x 16 B IT FA ST PAGE MODE BYTE WRITE CMOS DYNAMIC RAM 60/60L 70/70L 80/80L Max. RAS Access Time, tR A r 60 ns 70 ns 80 ns Max. Column Address Access Time, (tr l 4 ) 35 ns 40 ns 45 ns Min. Fast Page Mode Cycle Time, (tp r )
|
OCR Scan
|
V53C664A
60/60L
70/70L
80/80L
V53C664AL
V53C664A
16-bit
|
PDF
|
mosel
Abstract: V53C104A V53C104AL mn280
Text: MOSEL-VITELIC bSE T> MOSEL-VITELIC • 1,3533=11 O G G I R I S TTT ■ V53C104A H IG H P E R FO R M A N C E , L O W P O W ER 2 5 6 K X 4 B IT F A S T P A G E M O D E C M O S D Y N A M IC R A M HIGH PERFORMANCE V53C104A Max. RAS Access Time, tRAr P R E L IM IN A R Y
|
OCR Scan
|
V53C104A
70/70L
80/80L
10/10L
V53C104AL
V53C104A-10
V53Cansients.
mosel
mn280
|
PDF
|