Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    39K200 Search Results

    SF Impression Pixel

    39K200 Price and Stock

    Vishay Dale CMF5539K200FHEB

    RES 39.2K OHM 1/2W 1% AXIAL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CMF5539K200FHEB Reel 5,000 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.09829
    • 10000 $0.09829
    		Buy Now
    RS CMF5539K200FHEB Bulk 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.107
    • 10000 $0.107
    		Get Quote

    Vishay Dale CMF5539K200FKEA

    RES 39.2K OHM 1/2W 1% AXIAL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CMF5539K200FKEA Reel 5,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.09408
    		Buy Now

    VPG Transducers Y000739K2000T9L

    S102CT 39K200 0.01%
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey Y000739K2000T9L Bulk 25
    • 1 -
    • 10 -
    • 100 $20.2484
    • 1000 $20.2484
    • 10000 $20.2484
    		Buy Now

    VPG Transducers Y402739K2000T6R

    RES SMD 39.2KOHM 0.01% 3/4W 2512
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey Y402739K2000T6R Reel 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 $33.4125
    • 10000 $33.4125
    		Buy Now
    Avnet Americas Y402739K2000T6R Reel 10
    • 1 -
    • 10 $82.49
    • 100 $39.3876
    • 1000 $32.6106
    • 10000 $32.6106
    		Buy Now

    Vishay Dale CMF5539K200BEEA

    RES 39.2K OHM 1/2W .1% AXIAL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CMF5539K200BEEA Reel 5,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.41208
    		Buy Now
    Find more 39K200 price and stock on Findchips.com

    39K200 Datasheets (1)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    39K200 Cypress Semiconductor CPLDs at FPGA Densities Original PDF

    39K200 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+


    Original     		PDF Delta39Kâ 64-bit 39K200-208EQFP 39K165 39K200 -233MHz Delta39K165Z 144-FBGA

    laptop ac adapter schematics diagram

    Abstract: laptop adapter circuit by delta electronics schematic led video colour display colour television schematics Panasonic color television schematic diagram laptop led screen cable block diagram pe-65508 schematic of rgb led video wall TPS3820-33 schematic diagram catv receiver satellite
    Text: HOTLink II Video Evaluation Board Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600 September 18, 2003, rev. 0.A [+] Feedback HOTLink II™ Video Evaluation Board Table of Contents 1.0 Introduction . 5


    Original     		PDF

    vhdl code for dice game

    Abstract: Video Proc 3.3V 0.07A 64-Pin PQFP ez811 GRAPHICAL LCD interfaced with psoc 5 cypress ez-usb AN2131QC CYM9239 vhdl code PN 250 code generator CY3649 cy7c63723 Keyboard and Optical mouse program CY7C9689 ethernet
    Text: Product Selector Guide Communications Products Description Pins Part Number Freq. Range Mbps ICC (mA) Packages* 3.3V SONET/SDH PMD Transceiver 2.5V SiGe Low Power SONET/SDH Transceiver SONET/SDH Transceiver w/ 100K Logic 2.5 G-Link w/ 100K Logic OC-48 Packet Over SONET (POS) Framer


    Original     		PDF OC-48 CYS25G0101DX CYS25G0102 CYS25G01K100 CYP25G01K100 CY7C9536 CY7C955 CY7B952 CY7B951 10BASE vhdl code for dice game Video Proc 3.3V 0.07A 64-Pin PQFP ez811 GRAPHICAL LCD interfaced with psoc 5 cypress ez-usb AN2131QC CYM9239 vhdl code PN 250 code generator CY3649 cy7c63723 Keyboard and Optical mouse program CY7C9689 ethernet

    484-FBGA

    Abstract: 484FBGA 256-FBGA LB 1 39K250
    Text: Delta39K ISR™ CPLD Family ADVANCE INFORMATION CPLDs at FPGA Densities™ • Multiple I/O standards supported — LVCMOS, LVTTL, PCI, SSTL, HSTL, and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs • Programmable slew rate control on each I/O pin


    Original     		PDF Delta39KTM 64-bit 484-FBGA 484FBGA 256-FBGA LB 1 39K250

    84 FBGA

    Abstract: 39K100 39K200 39K30 39K50 388-BGA
    Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs


    Original     		PDF Delta39KTM 66-MHz 64-bit 39K165 208-EQFP, 484-FBGA, 388-BGA, 676-FBGA 84 FBGA 39K100 39K200 39K30 39K50 388-BGA

    bga rework

    Abstract: 39K200 39K100 39K165 39K30 39K50 WT2-56
    Text: Family, Package, and Density Migration in Delta39K and Quantum38K™ CPLDs Introduction I. Family Migration The Delta39K™ and Quantum38K™ family of Complex Programmable Logic Devices CPLDs combine dense logic, embedded memory, and configurable I/O standards. Further design flexibility is added by the easy migration options available


    Original     		PDF Delta39KTM Quantum38KTM bga rework 39K200 39K100 39K165 39K30 39K50 WT2-56

    8kx1 RAM

    Abstract: No abstract text available
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs


    Original     		PDF Delta39KTM 233-MHz MIL-STD-883" /JESD22A114-A 39K50 39K30 Delta39K 39K165/200 CY3LV002 CY3LV020. 8kx1 RAM

    39k200

    Abstract: CY39200V
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features •Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs


    Original     		PDF Delta39KTM 250-MHz 39k200 CY39200V

    2M X 32 Bits 72-Pin Flash SO-DIMM

    Abstract: AN2131QC Triton P54C SO-DIMM 72pin 32bit 5V 2M AN2131-DK001 AN2131SC vhdl code for pipelined matrix multiplication VIC068A user guide parallel interface ts vhdl 7C037
    Text: GO TO WEB MAIN INDEX 3URGXFW 6HOHFWRU *XLGH Static RAMs Organization/Density Overview Density X1 X4 X8 X9 X16 X18 X32 X36 7C148 7C149 7C150 4 Kb 16 Kb 7C167A 7C168A 7C128A 6116 64 Kb to 72 Kb 7C187 7C164 7C166 7C185 6264 7C182 256 Kb to 288 Kb 7C197 7C194


    Original     		PDF 7C148 7C149 7C150 7C167A 7C168A 7C128A 7C187 7C164 7C166 7C185 2M X 32 Bits 72-Pin Flash SO-DIMM AN2131QC Triton P54C SO-DIMM 72pin 32bit 5V 2M AN2131-DK001 AN2131SC vhdl code for pipelined matrix multiplication VIC068A user guide parallel interface ts vhdl 7C037

    CY39100V484B-125BBI

    Abstract: programmable slew rate control IO AT17LV010-10JI CY39030V256-125MBC IO1 5V 39K100 39K165 39K30 39K50 CY39100V208B-125NTC
    Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+


    Original     		PDF Delta39KTM 66-MHz 64-bit 39K165 MG388 CY39030 -256FBGA CY39100V484B-125BBI programmable slew rate control IO AT17LV010-10JI CY39030V256-125MBC IO1 5V 39K100 39K30 39K50 CY39100V208B-125NTC

    39K100

    Abstract: 39K30 39K50
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ Features — Clock polarity control at each register • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2


    Original     		PDF Delta39KTM 64-bit 39K200-208EQFP 39K165 39K200 -233MHz Delta39K165Z 39K100 39K30 39K50

    CY39200V

    Abstract: No abstract text available
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ •Multiple I/O standards supported — LVCMOS, LVTTL, 3.3V PCI, SSTL2 I-II , SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs •Programmable slew rate control on each I/O pin


    Original     		PDF Delta39KTM NT208 51-85069-B 388-Lead MG388 256-Ball BB256/MB256 1-85108-A CY39200V

    delta39k

    Abstract: 39K100 39K30 39K50
    Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+


    Original     		PDF Delta39KTM 64-bit 39K165 MG388 CY39030 -256FBGA delta39k 39K100 39K30 39K50

    ATDH2225

    Abstract: CD74LPT244 39K100 39K165 39K30 39K50 AT17 AT40K AT94K EPF10K
    Text: Description The configurator in-system programming cable ISP cable is a PC-only based cable that attaches to the parallel port of a computer. This cable can be used to download and verify configuration data cascading up to 8 devices. This cable allows designers to


    Original     		PDF 05/01/xM ATDH2225 CD74LPT244 39K100 39K165 39K30 39K50 AT17 AT40K AT94K EPF10K

    bga 484 0.8mm pitch

    Abstract: 20532 tqfp 39K100 39K200 39K30 39K50 484FBGA CY39200V208-181NTXC CY39100V208B-125NTxC cy39030v208-125ntxc
    Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ • Compatible with NOBL™, ZBT™, and QDR™ SRAMs


    Original     		PDF Delta39KTM 66-MHz 64-bit 39K165 208-EQFP, 484-FBGA, 388-BGA, 676-FBGA bga 484 0.8mm pitch 20532 tqfp 39K100 39K200 39K30 39K50 484FBGA CY39200V208-181NTXC CY39100V208B-125NTxC cy39030v208-125ntxc

    CY39100V484-125BBI

    Abstract: "Single-Port RAM" delta39k
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ •Multiple I/O standards supported — LVCMOS, LVTTL, 3.3V PCI, SSTL2 I-II , SSTL3 (I-II), HSTL (I-IV), and GTL+ •Compatible with NOBL™, ZBT™, and QDR™ SRAMs •Programmable slew rate control on each I/O pin


    Original     		PDF Delta39KTM CY39100V484-125BBI "Single-Port RAM" delta39k

    NT208

    Abstract: 1kx8 rom 250NTC
    Text: Delta39K ISR™ CPLD Family PRELIMINARY CPLDs at FPGA Densities™ •Carry-chain logic for fast and efficient arithmetic operations •Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+


    Original     		PDF Delta39KTM 250-MHz NT208 1kx8 rom 250NTC