Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    309XX Search Results

    SF Impression Pixel

    309XX Price and Stock

    Daniels Manufacturing Corporation (DMC) CM803-09XX

    Circular MIL Spec Strain Reliefs & Adapters ADAPTOR PLUG 2M803/803 (X)
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics CM803-09XX
    • 1 $99.03
    • 10 $90.77
    • 100 $90.77
    • 1000 $90.77
    • 10000 $90.77
    		Get Quote

    309XX Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    vhdl code for register

    Abstract: ORT82G5
    Text: Accessing ORT82G5 Configuration Registers via the User Master Interface April 2003 Technical Note TN1038 Introduction The Lattice ORT82G5 Backplane Transceiver FPSC features many user-defined options and status indicators. These options and indicators are accessed through memory-mapped registers within the device. These 8-bit memory locations define and monitor various operations and states within the FPSC core. The memory structure is


    Original     		PDF ORT82G5 TN1038 300xx 301xx 308xx 309xx 30A0x vhdl code for register

    310CB

    Abstract: transistor 30945 30945 30A27 k3264 TN1073 30A07 30A45
    Text: ORSPI4 Provisioning September 2004 Technical Note TN1073 Introduction The ORSPI4 is a next generation FPSC targeted at high speed data transmission, built on the Series 4 reconfigurable embedded System-on-Chip SoC architecture. The ORSPI4 device has been designed to support a broad


    Original     		PDF TN1073 310CB transistor 30945 30945 30A27 k3264 TN1073 30A07 30A45

    AD30102

    Abstract: E3P15
    Text: ORCA ORT42G5 and ORT82G5 06 to 3.7 Gbits/s XAUI and FC FPSCs March 2004 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		PDF ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BM484I ORT42G5-1BM484I ORT82G5-2BM680I ORT82G5-1BM680I AD30102 E3P15

    ORCA ORT42G5

    Abstract: No abstract text available
    Text: ORCA ORT42G5 and ORT82G5 3.7 Gbits/s XAUI and 4.25 Gbits/s FC FPSCs November 2003 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		PDF ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BM484ES ORT42G5-1BM484ES ORT82G5-2BM680I ORT82G5-1BM680I ORCA ORT42G5

    AL437

    Abstract: L97c L235C L103T L41C L140C L94C l165c L239C L43C
    Text: ORCA ORSPI4 Dual SPI4 Interface and High-Speed SERDES FPSC November 2003 Preliminary Data Sheet Lattice Semiconductor has developed a next-generation FPSC targeted at high-speed data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the ORSPI4 FPSC contains two


    Original     		PDF 8b/10b OIF-SPI4-02 ORSPI4-1FE1036IES ORSPI4-F1156IES ORSPI4-2FE1036CES ORSPI4-1FE1036CES ORSPI4-2F1156CES ORSPI4-1F1156CES AL437 L97c L235C L103T L41C L140C L94C l165c L239C L43C

    L67c

    Abstract: L41C l44c L71C l75c transistor l57c IC L44C DATASHEET l31c L47c l51c
    Text: ORCA ORT42G5 and ORT82G5 06 to 3.7 Gbits/s XAUI and FC FPSCs February 2004 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		PDF ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BM484ES ORT42G5-1BM484ES ORT82G5-2BM680I ORT82G5-1BM680I ORT42G5 L67c L41C l44c L71C l75c transistor l57c IC L44C DATASHEET l31c L47c l51c

    l37c 8 pin

    Abstract: L41C G40TL l34c L43C L74c L18T l14c L25C ENCODER l31c
    Text: ORCA ORT42G5 and ORT82G5 0.6 to 3.7 Gbps XAUI and FC FPSCs July 2008 Data Sheet DS1027 Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		PDF ORT42G5 ORT82G5 DS1027 ORT82G5 1-800-LATTICE BM680 9A-08. l37c 8 pin L41C G40TL l34c L43C L74c L18T l14c L25C ENCODER l31c

    D1485

    Abstract: alarm clock verilog code 10Gb CDR D1488 free verilog code of prbs pattern generator D1486 BD-9F DDR pinout d1487 64b/66b encoder
    Text: ispLever CORE TM 10Gb Ethernet XGXS IP Core User’s Guide User’s Guide July 2003 ipug15_01 Lattice Semiconductor 10Gb Ethernet XGXS IP Core User’s Guide Introduction Lattice’s 10GbE XGXS core provides an ideal solution that meets the need of today’s LAN/WAN applications. The


    Original     		PDF ipug15 10GbE ORT82G5 ORT42G5 1-800-LATTICE D1485 alarm clock verilog code 10Gb CDR D1488 free verilog code of prbs pattern generator D1486 BD-9F DDR pinout d1487 64b/66b encoder

    TL 2272 DECODER

    Abstract: 10G BERT TL 2262 L36CA 30132 verilog code 16 bit LFSR in PRBS 10gbps serdes 30014 ap13.6 diode 680-pin
    Text: Data Sheet April, 2002 ORCA ORT82G5 1.0—1.25/2.0—2.5/3.125—3.5 Gbits/s 8b/10b SERDES Backplane Interface FPSC Introduction Lattice has developed a next generation FPSC intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded system-on-chips SoC architecture, the


    Original     		PDF ORT82G5 8b/10b ORT82G5 ORT82G53BM680-DB ORT82G52BM680-DB ORT82G51BM680-DB DS01-294NCIP DS01-218NCIP) TL 2272 DECODER 10G BERT TL 2262 L36CA 30132 verilog code 16 bit LFSR in PRBS 10gbps serdes 30014 ap13.6 diode 680-pin

    L130C

    Abstract: L74c l31c l97c l65c A311TC l146c l48c L202C L235C
    Text: ORCA ORSPI4 Dual SPI4 Interface and High-Speed SERDES FPSC May 2009 Data Sheet Lattice Semiconductor has developed a next-generation FPSC targeted at high-speed data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the ORSPI4 FPSC contains two


    Original     		PDF 8b/10b OIF-SPI4-02 1156-fpBGA 1036-ball 6A-07 1036fpSBGA 1036-ftSBGA) 06x-09 1036-pin 1036-pin L130C L74c l31c l97c l65c A311TC l146c l48c L202C L235C

    484-pin BGA

    Abstract: JC-115
    Text: ORCA ORT42G5 and ORT82G5 0.6 to 3.7 Gbits/s XAUI and FC FPSCs March 2003 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		PDF ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BM484I ORT42G5-1BM484I ORT82G5-2BM680I ORT82G5-1BM680I 484-pin BGA JC-115

    L43T

    Abstract: No abstract text available
    Text: ORCA ORT42G5 and ORT82G5 06 to 3.7 Gbits/s XAUI and FC FPSCs November 2007 Data Sheet DS1027 Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		PDF ORT42G5 ORT82G5 DS1027 ORT82G5 ORT42G5-2BMN484I ORT42G5-1BMN484I ORT82G5-2FN680I L43T

    Untitled

    Abstract: No abstract text available
    Text: ORCA ORT42G5 and ORT82G5 06 to 3.7 Gbits/s XAUI and FC FPSCs August 2004 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		PDF ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BMN484I ORT42G5-1BMN484I

    TL 2272 DECODER

    Abstract: 30014 TL 2262 tl 2262 am TL 2272 LU6X14FT Synopsys 2262 encoder l31c ORT82G5
    Text: Preliminary Data Sheet July 2001 ORCA ORT82G5 1.0—1.25/2.0—2.5/3.125 Gbits/s Backplane Interface FPSC Introduction Agere Systems Inc. has developed a next generation FPSC intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable


    Original     		PDF ORT82G5 DS01-218NCIP TL 2272 DECODER 30014 TL 2262 tl 2262 am TL 2272 LU6X14FT Synopsys 2262 encoder l31c

    verilog code of parallel prbs pattern generator

    Abstract: No abstract text available
    Text: ispLever CORE TM 10Gb Ethernet XGXS IP Core User’s Guide April 2004 ipug15_02 Lattice Semiconductor 10Gb Ethernet XGXS IP Core User’s Guide Introduction Lattice’s 10GbE XGXS core provides an ideal solution that meets the need of today’s LAN/WAN applications. The


    Original     		PDF ipug15 10GbE ORT82G5 ORT42G5 1-800-LATTICE verilog code of parallel prbs pattern generator

    verilog code of prbs pattern generator

    Abstract: No abstract text available
    Text: ORCA ORT82G5 1.0-3.7 Gbits/s 8b/10b Backplane Interface FPSC October 2002 Preliminary Data Sheet Introduction Lattice Semiconductor has developed a next generation FPSC intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the ORT82G5


    Original     		PDF ORT82G5 8b/10b ORT82G5 M-ORT82G52BM680-DB M-ORT82G51BM680-DB verilog code of prbs pattern generator

    Untitled

    Abstract: No abstract text available
    Text: Data Sheet January 25, 2002 ORCA ORT82G5 1.0—1.25/2.0—2.5/3.125—3.5 Gbits/s 8b/10b SERDES Backplane Interface FPSC Introduction Lattice has developed a next generation FPSC intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded system-on-chips SoC architecture, the


    Original     		PDF ORT82G5 8b/10b DS01-294NCIP DS01-218NCIP)

    D-4108

    Abstract: E2106
    Text: DIAMOND Fiber Optic Components Connector for polarisation maintaining fiber E-2106.6-PM SC-PM FC-PM LSA-PM E-2108.6-PM SC-PM/APC FC-PM/APC LSA-PM/HRL DIAMOND PM polarisation mantaining connectors and their termination process are particularly designed to cover all


    Original     		PDF 188-xxx-000Lxxx D-4108 E2106

    Untitled

    Abstract: No abstract text available
    Text: Connector for polarisation maintaining fiber E-2106.6-PM SC-PM FC-PM LSA-PM E-2108.6-PM SC-PM/APC FC-PM/APC LSA-PM/HRL DIAMOND PM polarisation mantaining connectors and their termination process are particularly designed to cover all requirement and characteristics of polarisation mantaining (PM)


    Original     		PDF 188-xxx-000Lxxx

    30033 encoder

    Abstract: No abstract text available
    Text: ORCA ORT82G5 0.6-3.7 Gbits/s 8b/10b Backplane Interface FPSC February 2003 Data Sheet Introduction Lattice Semiconductor has developed a next generation FPSC intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the ORT82G5


    Original     		PDF ORT82G5 8b/10b ORT82G5 ORT82G5-3BM680C ORT82G5-2BM680C ORT82G5-1BM680C ORT82G5-2BM680I ORT82G5-1BM680I 30033 encoder

    ORCA ORT42G5

    Abstract: No abstract text available
    Text: ORCA ORT42G5 and ORT82G5 3.7 Gbits/s XAUI and 4.25 Gbits/s FC FPSCs January 2004 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		PDF ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BM484ES ORT42G5-1BM484ES ORT82G5-2BM680I ORT82G5-1BM680I ORCA ORT42G5

    ORT82G5

    Abstract: vhdl code for register TN1017
    Text: Accessing ORT82G5 Configuration Registers via the User Master Interface April 2003 Technical Note TN1038 Introduction The Lattice ORT82G5 Backplane Transceiver FPSC features many user-defined options and status indicators. These options and indicators are accessed through memory-mapped registers within the device. These 8-bit memory locations define and monitor various operations and states within the FPSC core. The memory structure is


    Original     		PDF ORT82G5 TN1038 300xx 301xx 308xx 309xx 30A0x vhdl code for register TN1017

    Untitled

    Abstract: No abstract text available
    Text: ORCA ORT42G5 and ORT82G5 06 to 3.7 Gbits/s XAUI and FC FPSCs March 2004 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		PDF ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BM484I ORT42G5-1BM484I ORT82G5-2BM680I ORT82G5-1BM680I ORT42G5

    l26c

    Abstract: l39c L41C IC L44C DATASHEET l31c L37C L40C L43C l54c l65c
    Text: ORCA ORT42G5 and ORT82G5 06 to 3.7 Gbits/s XAUI and FC FPSCs August 2005 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the


    Original     		PDF ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BMN484I ORT42G5-1BMN484I ORT82G5-2FN680I ORT82G5-1FN680I l26c l39c L41C IC L44C DATASHEET l31c L37C L40C L43C l54c l65c