Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    16X24B Search Results

    SF Impression Pixel

    16X24B Price and Stock

    Bertech-Kelex 3059-16X24BKT

    16"X24" ESD VINYL MAT KIT, USA,
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 3059-16X24BKT Bulk 3 1
    • 1 $56.87
    • 10 $56.065
    • 100 $56.87
    • 1000 $56.87
    • 10000 $56.87
    		Buy Now

    Bertech-Kelex 1059-16X24BKT

    16"X24" ESD MAT KIT, USA, BLUE
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 1059-16X24BKT Bulk 1
    • 1 $45.54
    • 10 $45.54
    • 100 $45.54
    • 1000 $45.54
    • 10000 $45.54
    		Buy Now

    Bertech-Kelex 2059S-16X24BKT

    16"X24" ESD SOLDERING MAT KIT, B
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 2059S-16X24BKT Bulk 1
    • 1 $48.02
    • 10 $48.02
    • 100 $48.02
    • 1000 $48.02
    • 10000 $48.02
    		Buy Now

    Bertech-Kelex 2059T-16X24BKT

    16"X24" ESD HIGH TEMP MAT KIT, B
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 2059T-16X24BKT Bulk 1
    • 1 $48.95
    • 10 $48.95
    • 100 $48.95
    • 1000 $48.95
    • 10000 $48.95
    		Buy Now

    Bertech-Kelex 2059USA-16X24BKT

    16"X24" ESD SOLDERING MAT KIT, U
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 2059USA-16X24BKT Bulk 1
    • 1 $54.86
    • 10 $54.86
    • 100 $54.86
    • 1000 $54.86
    • 10000 $54.86
    		Buy Now
    Find more 16X24B price and stock on Findchips.com

    16X24B Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    16X24B

    Abstract: CF160 PF100 PF144 PL84 CPGA Package Diagram
    Text: 16x24B pASIC 1 Family Very-High-Speed CMOS FPGA Rev C pASIC HIGHLIGHTS …4,000 usable ASIC gates, 122 I/O pins Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		PDF QL16x24B 16-by-24 84-pin 100-pin 144-pin 160-pin 16-bit 16x24B CF160 PF100 PF144 PL84 CPGA Package Diagram

    PL84

    Abstract: ql16x24bl PF100 PF144
    Text: 16x24BL pASIC 1 Family Low Power 3.3 Volt Operation FPGA pASIC HIGHLIGHTS High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 80 MHz at 3.3 Volt operation. 5V Tolerant I/Os – Support interface to 5 Volt CMOS, NMOS and


    Original     		PDF QL16x24BL 16-by-24 84-pin 100-pin 144-pin QL16x24B QL16x24 16x24BL PF144 84-pin PL84 ql16x24bl PF100

    QL4090

    Abstract: pASIC 1 Family 160CQFP 208-CQFP
    Text: 16x24B pASIC 1 Family Very-High-Speed CMOS FPGA Rev C pASIC HIGHLIGHTS …4,000 usable ASIC gates, 122 I/O pins Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		PDF QL16x24B 16-by-24 84-pin 100-pin 144-pin 160-pin 16-bit V144-TQFP QL24x32B QL4090 pASIC 1 Family 160CQFP 208-CQFP

    ix 2933

    Abstract: transistor quang 7400 TTL ix 2933 data sheet schematic XOR Gates 7400 chip 7400 series pin connection CF160 schematic diagram inverter PF100
    Text: QuickWorks User's Guide with SpDE™ Reference June 1996 Copyright Information Copyright 1991-1996 QuickLogic Corporation. All rights reserved. The information contained in this manual and the accompanying software program are protected by copyright; all rights are reserved by QuickLogic Corporation.


    Original     		PDF Win32s, ix 2933 transistor quang 7400 TTL ix 2933 data sheet schematic XOR Gates 7400 chip 7400 series pin connection CF160 schematic diagram inverter PF100

    QuickLogic ql16x24b-1pl84c

    Abstract: QL16X24B PF144 cmos io QL16X24BH TQFP 144 PACKAGE CF160 PF100 PL84
    Text: 16x24B/16x24BH Wild Cat 4000 Very-High-Speed 4K 12K Gate CMOS FPGA Rev B .4000 usable gates, 122 I/O pins Very High Speed – ViaLinkTM metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		PDF QL16x24B/QL16x24BH 16-by-24 84pin 100-pin 144-pin 160pin 16-bit QL16x24BH QuickLogic ql16x24b-1pl84c QL16X24B PF144 cmos io TQFP 144 PACKAGE CF160 PF100 PL84

    81c78

    Abstract: 7C291 5962-8515505RX 27PC256-12 PAL164A 8464C 5C6408 72018 39C10B MACH110 cross reference
    Text: Product Line Cross Reference CYPRESS 2147-35C 2147-45C 2147-45C 2147-45M+ 2147-55C 2147-55M 2148-35C 2148-35C 2148-35M 2148-45C 2148-45C 2148-45M 2148-45M+ 2148-55C 2148-55C 2148-55M 2149-35C 2149-35C 2149-35M 2149-45C 2149-45M 2149-45M 2149-55C 2149-55C 2149-55M


    Original     		PDF 2147-35C 2147-45C 2147-45M+ 2147-55C 2147-55M 2148-35C 2148-35M 2148-45C 81c78 7C291 5962-8515505RX 27PC256-12 PAL164A 8464C 5C6408 72018 39C10B MACH110 cross reference

    68-PIN

    Abstract: 84-PIN cpga pinout 208-pin cpga
    Text: Military 5.0V pASIC 1 Family Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA Military 5.0V pASIC 1 Family DEVICE HIGHLIGHTS FEATURES Device Highlights Features Very High Speed • ViaLink“ metal-to-metal programmable technology, allows counter speeds over 150 MHz and


    Original     		PDF 24x32B CF208 M/883C 8x12B 12x16B 16x24B 24x32B 68-pin 84-pin CG144 cpga pinout 208-pin cpga

    CF160

    Abstract: PF100 PF144 PL84
    Text: 16x24B 5.0V pASIC 1 Family Very-High-Speed CMOS FPGA Rev C pASIC HIGHLIGHTS Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns at 5V, and over 80 MHz at 3.3V operation.


    Original     		PDF QL16x24B 16-by-24 84-pin 100-pin 144-pin 160-pin 16-bit 16x24B PF144 CF160 PF100 PL84

    208-pin cpga

    Abstract: No abstract text available
    Text: Military 5.0V pASIC 1 Family Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA last updated 5/15/2000 Military 5.0V pASIC 1 Family DEVICE HIGHLIGHTS FEATURES Device Highlights Features Very High Speed • ViaLink“ metal-to-metal programmable technology, allows counter speeds over 150 MHz and


    Original     		PDF 24-by-32 208-pin 24x32B CF208 M/883C 8x12B 12x16B 16x24B 208-pin cpga

    16X24

    Abstract: No abstract text available
    Text: 16x24B/16x24BH WildCat 4000 Very-High-Speed 4K 12K Gate CMOS FPGA Rev B pASIC HIGHLIGHTS B Very High Speed - V iaL ink metal-to-metal program m able-via anti­ fuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    OCR Scan     		PDF QL16x24B/QL16x24BH 16-by-24 84pin 100-pin 144-pin 160pin 16-bit QL16x24BH 16X24

    Untitled

    Abstract: No abstract text available
    Text: 16x24B Wildcat 4000 Very-High-Speed 4K 12K Gate CMOS FPGA Rev A pASIC HIGHLIGHTS Very High Speed - ViaLink metal-to-metal programmable-via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns. B High Usable Density - A 16-by-24 array of384 logic cells provides 12,000


    OCR Scan     		PDF QL16x24B 16-by-24 of384 84pin 100-pin 144-pin 160pin 16-bit

    pASIC 1 Family

    Abstract: GAL programmer schematic QL24X32B QL12X16B QL16X24B QL8X12B pASIC1 h12k
    Text: pASIC 1 FAMILY ViaLink Technology Very-High-Speed CMOS FPGAs FAMILY HIGHLIGHTS Very High Speed - ViaLink metal-to-metal, programmable-via anti­ fuse technology ensures useful internal logic function speeds at over 100 MHz, and logic cell delays o f under 2 ns.


    OCR Scan     		PDF 16-bit 14-input TDD3D30 000QEE3 pASIC 1 Family GAL programmer schematic QL24X32B QL12X16B QL16X24B QL8X12B pASIC1 h12k

    Untitled

    Abstract: No abstract text available
    Text: QL8X12B WildCaX 1000 Very-High-Speed IK 3K Gate CMOS FPGA pASIC HIGHLIGHTS Q Very-High-Speed - ViaLink metal-to-metal programmable-via anti-fuse technology, allows counter speeds over 150 MHz with logic cell delays of under 2 ns. Q High Usable Density - An 8-by-12 array of 96 logic cells provides 3000


    OCR Scan     		PDF QL8X12B 8-by-12 44and 68-pin 100-pin 16-bit QL8x12B 8x12B

    Untitled

    Abstract: No abstract text available
    Text: 16X24BL pASIC 1 Family Low Power 3.3 Volt Operation FPGA pASIC HIGHLIGHTS .4,000 usable ASIC gates, 122 I/O pins S 5V Tolerant I/Os - Support interface to 5 Volt CMOS, NMOS and bipolar devices by sinking up to 12 mA see IIH specification . S High Usable Density - A 16-by-24 array of 384 logic cells


    OCR Scan     		PDF QL16X24BL 16-by-24 84-pin 100-pin 144-pin QL16x24B 16X24BL PF144 PF100

    Untitled

    Abstract: No abstract text available
    Text: QL12X16B Wildcat 2000 Very-High-Speed 2K 6K Gate CMOS FPGA R ev B P High Usable Density - A 12 -by-16 array o f 192 logic cells provides 6,000 total available gates, w ith 2000 typically usable "gate array" gates in 68pin and 84-pin PLCC, 84-pin CPGA , 100-pin CQFP, 100-pin VQFP, and 100pin TQ FP packages.


    OCR Scan     		PDF QL12X16B -by-16 68pin 84-pin 100-pin 100pin 16-bit M/883C

    Untitled

    Abstract: No abstract text available
    Text: QL12x16B W ildCat 2000 Very-High-Speed 2K 6K Gate CMOS FPGA pASIC HIGHLIGHTS Very High Speed - ViaLink metal-to-metal programmable-via anti-fuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns. B High Usable Density - A 12-by-16 array of 192 logic cells provides 6000


    OCR Scan     		PDF QL12x16B 12-by-16 68and 84-pin 100-pin 12xl6 12xl6B

    Untitled

    Abstract: No abstract text available
    Text: QL8X12B W ildCat 1000 Very-High-Speed IK 3K Gate CMOS FPGA Rev A pASIC HIGHLIGHTS Eg Very High Speed - V iaL ink metal-to-metal program m able-via antifuse technology, allows counter speeds over 150 M Hz and logic cell delays of under 2 ns. Q High Usable Density - An 8-by-12 array of 96 logic cells provides 3,000


    OCR Scan     		PDF QL8X12B 8-by-12 44pin 68-pin 100-pin 16-bit 44-pin PF100

    Untitled

    Abstract: No abstract text available
    Text: QL8x12B WildCat 1000 Very-High-Speed IK 3K Gate CMOS FPGA pASIC HIGHLIGHTS Very-High-Speed - ViaLink metal-to-metal programmable-via anti-fuse technology, allows counter speeds over 150 MHz with logic cell delays of under 2 ns. B High Usable Density - An 8-by-12 array o f 96 logic cells provides 3000


    OCR Scan     		PDF QL8x12B 8-by-12 44and 68-pin 100-pin 16-bit 8x12B

    Untitled

    Abstract: No abstract text available
    Text: 16x24BL pASIC 1 Family Low Power 3.3 Volt Operation FPGA pASIC HIGHLIGHTS High Speed - ViaLink" metal-to-metal programmable-via antifuse technology, allows counter speeds over 80 MHz at 3.3 Volt operation. 5Y Tolerant I/Os - Support interface to 5 Volt CMOS, NMOS and


    OCR Scan     		PDF QL16x24BL 16-by-24 84-pin 100-pin 144-pin QL16x24B QL16X2VO 16X24BL F144C 84-pin

    Untitled

    Abstract: No abstract text available
    Text: pASIC 1 FAMILY ViaLink Technology Very-High-Speed CMOS FPGAs FAMILY HIGHLIGHTS Q Very High Speed - ViaLink metal-to-metal, programmable-via anti­ fuse technology ensures useful internal logic function speeds at over 100 MHz, and logic cell delays o f under 2 ns.


    OCR Scan     		PDF 16-bit 14-input

    Untitled

    Abstract: No abstract text available
    Text: QL24x32B WildCat 8000 Very-High-Speed 8K 24K Gate CMOS FPGA ADVANCE DATA pASIC HIGHLIGHTS Cl Very High Speed - ViaLink metal-to-metal program m able-via anti­ fuse technology, allows counter speeds over 150 M Hz and logic cell delays of under 2 ns. B High Usable Density - A 24-by-32 array o f768 logic cells provides 24,000


    OCR Scan     		PDF QL24x32B 24-by-32 100and 144-pin 225-pin 16-bit 100-pin L24x32B 100-144-pin 16x24B

    GAL programmer schematic

    Abstract: P/N146071
    Text: pASIC 1 FAMILY ViaLink Technology Very-High-Speed CMOS FPGAs FAMILY HIGHLIGHTS Q Very High Speed - ViaLink metal-to-metal, programmable-via anti­ fuse technology ensures useful internal logic function speeds at over 100 MHz, and logic cell delays of under 2 ns.


    OCR Scan     		PDF 16-bit 14-input GAL programmer schematic P/N146071

    Untitled

    Abstract: No abstract text available
    Text: QL8X12B WildCaX 1000 Very-High-Speed IK 3K Gate CMOS FPGA Rev A B antifuse technology, allow s co u n ter speeds o v er 150 M H z and logic cell delays o f un d er 2 ns. Q .1000 usable gates, 64 I/O pins Very High Speed - V ia L in k m etal-to-m etal p ro g ra m m a b le-v ia


    OCR Scan     		PDF QL8X12B 8-by-12 44pin 68-pin 100-pin 16-bit Tools2-55, 8X12B-1 PL68C 44-pin

    Untitled

    Abstract: No abstract text available
    Text: 16x24B/16x24BH W ildcat 4000 Very-High-Speed 4K 12K Gate CMOS FPGA Rev B P Very High Speed - V ia L in k inetal-to-metal programmable-via anti­ fuse technology, allows counter speeds over 150 M H z and logic cell delays of under 2 ns. d .4000


    OCR Scan     		PDF QL16x24B/QL16x24BH 16-by-24 84pin 100-pin 144-pin 144-pinCPGA, 160pin 16-bit 16x24B-l