Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    16STATE Search Results

    16STATE Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    rneg2

    Abstract: No abstract text available
    Text: QT1F-Plus Device Quad T1 Framer-Plus TXC-03103C DESCRIPTION • D4 SF, ESF including HDLC Link support , and transparent framing modes • Encodes/decodes AMI/B8ZS and forced ones density line codes • Fractional T1 gapped clock • Monitor function for frame pulse, clock and data


    Original     		PDF TXC-03103C TXC-03103C-MB, rneg2

    Untitled

    Abstract: No abstract text available
    Text: TMS320LF2407, TMS320LF2406, TMS320LF2402 DSP CONTROLLERS SPRS094E – APRIL 1999 – REVISED AUGUST 2000 D High-Performance Static CMOS Technology D D D D D External Memory Interface LF2407 – 33-ns Instruction Cycle Time (30 MHz) – 30 MIPS Performance


    Original     		PDF TMS320LF2407, TMS320LF2406, TMS320LF2402 SPRS094E 33-ns T320C2xx F243/F241/C242 F240/C240 TMS320C1x/2x 16-Bit

    Untitled

    Abstract: No abstract text available
    Text: TMS320F2810, TMS320F2811, TMS320F2812 TMS320C2810, TMS320C2811, TMS320C2812 Digital Signal Processors Data Manual Literature Number: SPRS174N April 2001 − Revised May 2006 PRODUCTION DATA information is current as of publication date. Products conform to


    Original     		PDF TMS320F2810, TMS320F2811, TMS320F2812 TMS320C2810, TMS320C2811, TMS320C2812 SPRS174N MS-026 S-PQFP-G176) MO-136

    Untitled

    Abstract: No abstract text available
    Text: TMS320F2808, TMS320F2806 TMS320F2801, UCD9501 Digital Signal Processors Data Manual Literature Number: SPRS230F October 2003 – Revised September 2005 PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas


    Original     		PDF TMS320F2808, TMS320F2806 TMS320F2801, UCD9501 SPRS230F UCD9501 SPRS230F

    SPRC081

    Abstract: 100Ball
    Text: TMS320F2808, TMS320F2806 TMS320F2801, UCD9501 Digital Signal Processors Data Manual Literature Number: SPRS230F October 2003 – Revised September 2005 PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas


    Original     		PDF TMS320F2808, TMS320F2806 TMS320F2801, UCD9501 SPRS230F UCD9501 SPRS230F SPRC081 100Ball

    transistor C2810

    Abstract: No abstract text available
    Text: SM320F2810-EP, SM320F2811-EP, SM320F2812-EP SM320C2810-EP, SM320C2811-EP, SM320C2812-EP Digital Signal Processors Data Manual Literature Number: SGUS051A March 2004 − Revised October 2004 This document contains information on products in more than one phase of


    Original     		PDF SM320F2810-EP, SM320F2811-EP, SM320F2812-EP SM320C2810-EP, SM320C2811-EP, SM320C2812-EP SGUS051A S-PQFP-G176) MO-136 transistor C2810

    m1 250c fuse

    Abstract: at32uc3c em 234 stepper dtx 370 DTH block diagram lta 301 VT 546 Modem basic circuit diagram EIC 4021 shift registers 4050
    Text: Features • High Performance, Low Power 32-bit AVR Microcontroller – – – – • • • • • • • • • • • • Compact Single-cycle RISC Instruction Set Including DSP Instruction Set Built-in Floating-Point Processing Unit FPU Read-Modify-Write Instructions and Atomic Bit Manipulation


    Original     		PDF 32-bit 9166D-AVR m1 250c fuse at32uc3c em 234 stepper dtx 370 DTH block diagram lta 301 VT 546 Modem basic circuit diagram EIC 4021 shift registers 4050

    f2407

    Abstract: TMS320LC2402A TMS320LC2403A TMS320LC2404A TMS320LC2406A TMS320LF2402A TMS320LF2403A TMS320LF2406A TMS320LF2407A TMS320LF2407A CPU and Instruction Set
    Text: TMS320LF2407A, TMS320LF2406A, TMS320LF2403A, TMS320LF2402A TMS320LC2406A, TMS320LC2404A, TMS320LC2403A, TMS320LC2402A DSP CONTROLLERS SPRS145L − JULY 2000 − REVISED SEPTEMBER 2007 D High-Performance Static CMOS Technology D External Memory Interface LF2407A


    Original     		PDF TMS320LF2407A, TMS320LF2406A, TMS320LF2403A, TMS320LF2402A TMS320LC2406A, TMS320LC2404A, TMS320LC2403A, TMS320LC2402A SPRS145L LF2407A) f2407 TMS320LC2402A TMS320LC2403A TMS320LC2404A TMS320LC2406A TMS320LF2402A TMS320LF2403A TMS320LF2406A TMS320LF2407A TMS320LF2407A CPU and Instruction Set

    TMS320f2812 pwm vector code c

    Abstract: PWM by using dsp F2812 TMS320F2811 SVPWM 2812 external adc to tms320f2812 tms320f2812 program capture example TMS320F2812 processor manual TMS320C2811 TMS320C2812 TMS320F2810
    Text: TMS320F2810, TMS320F2811, TMS320F2812 TMS320C2810, TMS320C2811, TMS320C2812 Digital Signal Processors Data Manual PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not


    Original     		PDF TMS320F2810, TMS320F2811, TMS320F2812 TMS320C2810, TMS320C2811, TMS320C2812 SPRS174S TMS320f2812 pwm vector code c PWM by using dsp F2812 TMS320F2811 SVPWM 2812 external adc to tms320f2812 tms320f2812 program capture example TMS320F2812 processor manual TMS320C2811 TMS320C2812 TMS320F2810

    ATMEGA32U4

    Abstract: 7766D atmega16 assembly IC ATMEGA16 power supply schematic ATmega16 IR remote control 7766E SP12 SP13 SP14 SP15
    Text: Features • High Performance, Low Power AVR 8-Bit Microcontroller • Advanced RISC Architecture • • • • – 135 Powerful Instructions – Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Fully Static Operation


    Original     		PDF 16/32K ATmega16U4/ATmega32U4) 512Bytes/1K Flash/100 7766F ATMEGA32U4 7766D atmega16 assembly IC ATMEGA16 power supply schematic ATmega16 IR remote control 7766E SP12 SP13 SP14 SP15

    16mb HIGH-SPEED ASYNCHRONOUS SRAM

    Abstract: IBM041816CHLBC IBM043616CHLBC SA37T
    Text: . IBM043616CHLBC IBM041816CHLBC 16Mb 512K x 36 & 1M x 18 SRAM Features • 512K x 36 or 1M x 18 organization • Registered addresses, controls, and data-ins • CMOS technology • Burst mode of operation • Double-data-rate and single-data-rate synchronous mode of operation


    Original     		PDF IBM043616CHLBC IBM041816CHLBC 16mb HIGH-SPEED ASYNCHRONOUS SRAM IBM041816CHLBC IBM043616CHLBC SA37T

    A65H73361

    Abstract: A65H83181 SA10 SA11 SA12 SA13 SA15
    Text: A65H73361/A65H83181 Series 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output Preliminary Document Title 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output Revision History Rev. No. 2.0 PRELIMINARY


    Original     		PDF A65H73361/A65H83181 self65H73361P-7 A65H73361 A65H83181 SA10 SA11 SA12 SA13 SA15

    SA37T

    Abstract: cq 721 IBM041816CBLBC IBM043616CBLBC
    Text: . IBM043616CBLBC IBM041816CBLBC 16Mb 512K x 36 & 1M x 18 SRAM Features • 512K x 36 or 1M x 18 organization • Registered addresses, controls, and data-ins • CMOS technology • Burst mode of operation • Double-data-rate and single-data-rate synchronous mode of operation


    Original     		PDF IBM043616CBLBC IBM041816CBLBC SA37T cq 721 IBM041816CBLBC IBM043616CBLBC

    K7Q161852A

    Abstract: K7Q161852A-FC10 K7Q161852A-FC13 K7Q161852A-FC16 K7Q163652A K7Q163652A-FC10 K7Q163652A-FC13 K7Q163652A-FC16
    Text: K7Q163652A K7Q161852A 512Kx36 & 1Mx18 QDRTM b2 SRAM Document Title 512Kx36-bit, 1Mx18-bit QDRTM SRAM Revision History History Draft Date Remark 0.0 1. Initial document. April, 30, 2001 Advance 0.1 1. Amendment 1 Page 3,4 PIN NAME DESCRIPTION W 4A) : from Read Control Pin to Write Control


    Original     		PDF K7Q163652A K7Q161852A 512Kx36 1Mx18 512Kx36-bit, 1Mx18-bit K7Q161852A K7Q161852A-FC10 K7Q161852A-FC13 K7Q161852A-FC16 K7Q163652A K7Q163652A-FC10 K7Q163652A-FC13 K7Q163652A-FC16

    IBM0418A41NLAB

    Abstract: IBM0418A81NLAB IBM0436A41NLAB IBM0436A81NLAB
    Text: IBM0436A41NLAB IBM0418A41NLAB IBM0418A81NLAB IBM0436A81NLAB 8Mb 256Kx36 & 512Kx18 and 4Mb (128Kx36 & 256Kx18) SRAM . Features • 8Mb: 256K x 36 or 512K x 18 organizations 4Mb: 128K x 36 or 256K x 18 organizations • Registered outputs • 30 Ω drivers


    Original     		PDF IBM0436A41NLAB IBM0418A41NLAB IBM0418A81NLAB IBM0436A81NLAB 256Kx36 512Kx18) 128Kx36 256Kx18) crrL3325 IBM0418A41NLAB IBM0436A81NLAB

    AN6019

    Abstract: PAC10 1GM1
    Text: ispPAC 10 Features Functional Block Diagram • IN-SYSTEM PROGRAMMABLE ISP ANALOG CIRCUIT — Four Instrument Amplifier Gain/Attenuation Stages — Signal Summation (Up to 4 Inputs) — Precision Active Filtering (10kHz to 100kHz) — No External Components Needed for Configuration


    Original     		PDF 10kHz 100kHz) 550kHz 330kHz -74dB 10kHz) 28-Pin AN6019 PAC10 1GM1

    IS61QDB22M36

    Abstract: D0-35 IS61QDB24M18
    Text: 72 Mb 2M x 36 & 4M x 18 QUAD (Burst of 2) Synchronous SRAMs . A May 2009 Features • 2M x 36 or 4M x 18. • On-chip delay-locked loop (DLL) for wide data valid window. • Separate read and write ports with concurrent read and write operations. • Two echo clocks (CQ and CQ) that are delivered


    Original     		PDF IS61QDB22M36-300M3 IS61QDB22M36-300M3L IS61QDB24M18-300M3 IS61QDB24M18-300M3L IS61QDB22M36-250M3 IS61QDB22M36-250M3L IS61QDB24M18-250M3 IS61QDB24M18-250M3L IS61QDB22M36-200M3L IS61QDB24M18-200M3L IS61QDB22M36 D0-35 IS61QDB24M18

    IS61DDB21M36

    Abstract: 61DDB22M18 IS61DDB22M18-300M3L IS61DDB22M18 IS61DDB22M18-250M3LI
    Text: 36 Mb 1M x 36 & 2M x 18 DDR-II (Burst of 2) CIO Synchronous SRAMs . I May 2009 Features • 1M x 36 or 2M x 18. • On-chip delay-locked loop (DLL) for wide data valid window. • Common data input/output bus. • Synchronous pipeline read with self-timed late


    Original     		PDF oDDB22M18-250M3L 1Mx36 2Mx18 IS61DDB21M36 61DDB22M18 IS61DDB22M18-300M3L IS61DDB22M18 IS61DDB22M18-250M3LI

    D0-35

    Abstract: IS61QDB42M36 IS61QDB42M36-300M3 IS61QDB44M18 IS61QDB44M18-300M3
    Text: 72 Mb 2M x 36 & 4M x 18 QUAD (Burst of 4) Synchronous SRAMs 7 Q . May 2009 Features • 2M x 36 or 4M x 18. • On-chip delay-locked loop (DLL) for wide data valid window. • Separate read and write ports with concurrent read and write operations. • Synchronous pipeline read with late write operation.


    Original     		PDF IS61QDB42M36-300M3 IS61QDB44M18-300M3 IS61QDB42M36-250M3 IS61QDB44M18-250M3 2Mx36 4Mx18 D0-35 IS61QDB42M36 IS61QDB42M36-300M3 IS61QDB44M18 IS61QDB44M18-300M3

    AN6027

    Abstract: AN6026 151m75
    Text: In-System Programmable Analog Circuit October 2002 Data Sheet Features Functional Block Diagram • Flexible Interface and Programming Control • • • • Full configuration capability, SPI or JTAG modes Unlimited device updates using SRAM register E2CMOS for non-volatile configuration storage


    Original     		PDF 15MHz 50kHz 600kHz) ispPAC30 28-Pin 24-Pin AN6027 AN6026 151m75

    IS61QDB41M36

    Abstract: 61QDB41M36 IS61QDB41M36-250M3L D0-35 IS61QDB41M36-250M3 IS61QDB42M18
    Text: 36 Mb 1M x 36 & 2M x 18 QUAD (Burst of 4) Synchronous SRAMs . I April 2009 Features • 1M x 36 or 2M x 18. • On-chip delay-locked loop (DLL) for wide data valid window. • Separate read and write ports with concurrent read and write operations. • Synchronous pipeline read with late write operation.


    Original     		PDF IS61QDB41M36-250M3 IS61QDB41M36-250M3L IS61QDB41M36-200M3 IS61QDB42M18-200M3 1Mx36 2Mx18 IS61QDB41M36 61QDB41M36 IS61QDB41M36-250M3L D0-35 IS61QDB41M36-250M3 IS61QDB42M18

    10D-11

    Abstract: K7R160982B K7R160982B-FC16 K7R160982B-FC20 K7R161882B K7R161882B-FC16 K7R161882B-FC20 K7R163682B K7R163682B-FC16 K7R163682B-FC20
    Text: K7R163682B K7R161882B K7R160982B 512Kx36 & 1Mx18 & 2Mx9 QDR TM II b2 SRAM Document Title 512Kx36-bit, 1Mx18-bit, 2Mx9-bit QDRTM II b2 SRAM Revision History History Draft Date Remark 0.0 1. Initial document. Oct. 17, 2002 Advance 0.1 1. Change the Boundary scan exit order.


    Original     		PDF K7R163682B K7R161882B K7R160982B 512Kx36 1Mx18 512Kx36-bit, 1Mx18-bit, 10D-11 K7R160982B K7R160982B-FC16 K7R160982B-FC20 K7R161882B K7R161882B-FC16 K7R161882B-FC20 K7R163682B K7R163682B-FC16 K7R163682B-FC20

    MOTOROLA ONCORE UT plus

    Abstract: hp 35821 6132 RAM 731 motorola MPCPRGREF/D LG E50 MPC8xx QMC SMC microcode MPC857DSL MPC857T MPC862
    Text: Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. MPC862UM/D 09/2002, REV 2 MPC862 PowerQUICC Family User’s Manual Supports MPC862P MPC862T MPC857T MPC857DSL For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc.


    Original     		PDF MPC862UM/D MPC862 MPC862P MPC862T MPC857T MPC857DSL MOTOROLA ONCORE UT plus hp 35821 6132 RAM 731 motorola MPCPRGREF/D LG E50 MPC8xx QMC SMC microcode MPC857DSL MPC857T

    8280 counter

    Abstract: 8280A 8280
    Text: 8280-A,F,W • 8281-A,F,W PIN CONFIGURATION DESCRIPTION The 8280 Decade Counter and 8281 16State Binary Counter are four-bit subsys­ tems providing a wide variety of counter/storage register applications with a minimum number of packages. The 8280 Decade Counter can be con­


    OCR Scan     		PDF 280-A 281-A 16State 8280 counter 8280A 8280