Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    160MQFP Search Results

    160MQFP Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: ispLSI 3256 High Density Programmable Logic Functional Block Diagram A1 OR Array A2 A3 B1 B2 B3 N C0 C1 C2 R D Q F1 Twin GLB F0 D Q E3 D Q E2 D Q E1 Global Routing Pool E0 C3 Output Routing Pool • 100% IEEE 1149.1 BOUNDARY SCAN COMPATIBLE F2 D Q Array


    Original     		PDF 160-MQFP/3256 0212Aisp/3256 3256-70LM 160-Pin 3256-50LM 041A-08isp/3256

    PLSI 1016-60LJ

    Abstract: PAL 007 pioneer pal16r8 programming algorithm PAL 008 pioneer lattice 1016-60LJ ISP Engineering Kit - Model 100 PLSI-2064-80LJ GAL16v8 programmer schematic GAL programming Guide ispLSI 2064-80LT
    Text: Lattice Semiconductor Data Book 1996 Click on one of the following choices: • Table of Contents • Data Book Updates & New Products • Go to Main Menu 1996 Lattice Semiconductor Corporation. All rights reserved. ispLSI and pLSI Product Index Pins Density


    Original     		PDF 1016E 1032E 20ters 48-Pin 304-Pin PLSI 1016-60LJ PAL 007 pioneer pal16r8 programming algorithm PAL 008 pioneer lattice 1016-60LJ ISP Engineering Kit - Model 100 PLSI-2064-80LJ GAL16v8 programmer schematic GAL programming Guide ispLSI 2064-80LT

    2128-80LT

    Abstract: No abstract text available
    Text: ® ispLSI and pLSI 2128 High-Density Programmable Logic Functional Block Diagram Output Routing Pool ORP Output Routing Pool (ORP) D7 D3 D5 fmax = 100 MHz Maximum Operating Frequency tpd = 10 ns Propagation Delay TTL Compatible Inputs and Outputs Electrically Erasable and Reprogrammable


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: ispLSI 3256A High Density Programmable Logic Functional Block Diagram • HIGH-PERFORMANCE E CMOS TECHNOLOGY — fmax = 90 MHz Maximum Operating Frequency — tpd = 12 ns Propagation Delay — TTL Compatible Inputs and Outputs — Electrically Erasable and Reprogrammable


    Original     		PDF

    lattice 1996

    Abstract: No abstract text available
    Text: ispLSI and pLSI 2128 ® High-Density Programmable Logic Functional Block Diagram Output Routing Pool ORP Output Routing Pool (ORP) D7 D3 D5 fmax = 100 MHz Maximum Operating Frequency tpd = 10 ns Propagation Delay TTL Compatible Inputs and Outputs Electrically Erasable and Reprogrammable


    Original     		PDF

    schematic diagram atx Power supply 500w

    Abstract: pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS
    Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 Digital Signal Processors, iCoupler , iMEMS® and iSensor . . . . . 805, 2707, 2768-2769 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-568 RF Connectors . . . . . . . . . . . . . . . . . . . . . . Pages 454-455


    Original     		PDF P462-ND P463-ND LNG295LFCP2U LNG395MFTP5U US2011) schematic diagram atx Power supply 500w pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS

    si3256

    Abstract: No abstract text available
    Text: ispLSI 3256 High Density Programmable Logic Functional Block Diagram A0 A1 OR Array A2 A3 B3 N C0 C1 C2 R F2 D Q F1 Twin GLB F0 D Q D Q E3 E2 D Q E1 Global Routing Pool E0 C3 Output Routing Pool • 100% IEEE 1149.1 BOUNDARY SCAN COMPATIBLE D Q D Q Array


    Original     		PDF 160-MQFP/3256 160-Pin 041A-08isp/3256 3256-70LM 3256-50LM 0212Aisp/3256 si3256

    PI7C8152

    Abstract: PI7C8152MA 160MQFP
    Text: PI7C8152 2-PORT PCI-to-PCI BRIDGE DATA BRIEF PI7C8152 2-Port PCI-to-PCI Bridge, 32-bit / 66 MHz or 33 MHz PRODUCT FEATURES PRODUCT DESCRIPTION • The PI7C8152 is a 2-port PCI-to-PCI Bridge designed to be fully compliant with the PCI Local Bus Specification, Revision 2.2. Both the


    Original     		PDF PI7C8152 32-bit PI7C8152 PI7C8152MA 160MQFP

    AN82527F8

    Abstract: AS82527F8 SB82558B S82595FX TA80960KB25 TL82543GC sb82371sbsu093 ku82596sx20sz713 SB82371SB GD82559ERSL3TU
    Text: i960 MICROPROCESSORS Continued Intel Part No. A80960JA3V25 A80960JA3V33 A80960JD3V33 A80960JD3V50 A80960JD3V66 A80960JF3V25 A80960JF3V33 A80960KA16 A80960KA25 A80960KB16 A80960KB20 A80960KB25 A80960MC25 FC80960HA25SL2GU FC80960HA33SL2GV FC80960HA40SL2GW


    Original     		PDF A80960JA3V25 A80960JA3V33 A80960JD3V33 A80960JD3V50 A80960JD3V66 A80960JF3V25 A80960JF3V33 A80960KA16 A80960KA25 A80960KB16 AN82527F8 AS82527F8 SB82558B S82595FX TA80960KB25 TL82543GC sb82371sbsu093 ku82596sx20sz713 SB82371SB GD82559ERSL3TU

    2128-80LQ

    Abstract: No abstract text available
    Text: ® ispLSI and pLSI 2128 High Density Programmable Logic Functional Block Diagram • HIGH PERFORMANCE E2CMOS® TECHNOLOGY fmax = 100 MHz Maximum Operating Frequency tpd = 10 ns Propagation Delay Output Routing Pool ORP — — — — — — — TTL Compatible Inputs and Outputs


    Original     		PDF 8-100LT 176-Pin 2128-80LQ 160-Pin 2128-80LM* 2128-100LM* 2128-80LQ

    logic gates pin configuration

    Abstract: No abstract text available
    Text: Specifications ispLSI 3256 ispLSI 3256 High Density Programmable Logic Functional Block Diagram • HIGH PERFORMANCE E CMOS TECHNOLOGY — fmax = 77 MHz Maximum Operating Frequency — tpd = 15 ns Propagation Delay — TTL Compatible Inputs and Outputs


    Original     		PDF

    PI7C8152BMA

    Abstract: PI7C8152 PI7C8152A PI7C8152AMA PI7C8152B 160-MQFP
    Text: PI7C8152A & PI7C8152B 2-PORT PCI-to-PCI BRIDGE DATA BRIEF PI7C8152A & PI7C8152B 2-Port PCI-to-PCI Bridge, 32-bit/66MHz or 33MHz PRODUCT FEATURES PRODUCT DESCRIPTION • The PI7C8152 is a 2-port PCI-to-PCI Bridge designed to be fully compliant with the PCI


    Original     		PDF PI7C8152A PI7C8152B 32-bit/66MHz 33MHz PI7C8152 32-bit 66MHz PI7C8152BMA PI7C8152A PI7C8152AMA PI7C8152B 160-MQFP

    GAL Gate Array Logic

    Abstract: LATTICE 3000 208 BGA 3256E LATTICE 3000 family
    Text: Product Bulletin April, 1998 #PB1095 ispLSI 3000 Family Now Complete! • Lattice Releases 20,000 gate ispLSI 3448 Introduction Lattice Semiconductor Corporation has production released the entire ispLSI 3000 family; with devices ranging from 160 to 448 Macrocells and performance


    Original     		PDF PB1095 125MHz 1-888-ISP-PLDS GAL Gate Array Logic LATTICE 3000 208 BGA 3256E LATTICE 3000 family

    220v AC voltage stabilizer schematic diagram

    Abstract: LG color tv Circuit Diagram tda 9370 1000w inverter PURE SINE WAVE schematic diagram schematic diagram atx Power supply 500w TV SHARP IC TDA 9381 PS circuit diagram wireless spy camera 9744 mini mainboard v1.2 sony 279-87 transistor E 13005-2 superpro lx
    Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 AD9272 Analog Front End, iMEMS Accelerometers & Gyroscopes . . . . . . 782, 2583 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-528 Acceleration and Pressure Sensors . . . . . . . . . . . . . . . . . . . . . . . . . . Page 2585


    Original     		PDF AD9272 P462-ND LNG295LFCP2U P463-ND LNG395MFTP5U 220v AC voltage stabilizer schematic diagram LG color tv Circuit Diagram tda 9370 1000w inverter PURE SINE WAVE schematic diagram schematic diagram atx Power supply 500w TV SHARP IC TDA 9381 PS circuit diagram wireless spy camera 9744 mini mainboard v1.2 sony 279-87 transistor E 13005-2 superpro lx

    Untitled

    Abstract: No abstract text available
    Text: Latticc ispLSI 3256 ; ; ; Semiconductor •■■ Corporation High Density Programmable Logic Functional Block Diagram Features HIGH-DENSITY PROGRAMMABLE LOGIC — 1281/0 Pins — 11000 PLD Gates — 384 Registers — High Speed Global Interconnect — Wide Input Gating for Fast Counters, State


    OCR Scan     		PDF 160-M 0212Aisp/3256 3256-70LM 160-Pin 3256-50LM

    transistor trio anemometer

    Abstract: Horizontal Transistor TT 2246 FPGA programmable switch capacitor PI-165 ATT3000 lsc 3120 ATT3020 ATT3030 grid tie inverter schematic ATT3064
    Text: Data Sheet March 1995 — _—— • y - T • _ = ¡T" 1 , Microelectronics ATT3000 Series Field-Programmable Gate Arrays Features ■ High performance: — Up to 270 MHz toggle rates — 4-input LUT delays < 3 ns ■ User-programmable gate arrays


    OCR Scan     		PDF ATT3000 XC3000 XC3100 ATT3064 ATT3090 transistor trio anemometer Horizontal Transistor TT 2246 FPGA programmable switch capacitor PI-165 lsc 3120 ATT3020 ATT3030 grid tie inverter schematic

    0127B

    Abstract: No abstract text available
    Text: Lattice ispLSI and pLSI 2128 Semiconductor • ■■■■■ C orporation • High Density Programmable Logic ■ ml f f W Wm Features F u n ctio n a l B lo ck D iagram a > HIGH DENSITY PROGRAMMABLE LOGIC n m m u m u Efua m m Output Routing Pool ORP | ) Output Routing Pool (ORP)


    OCR Scan     		PDF 28-80LM 2128-80LT 160-Pin 176-Pin 0127B

    Untitled

    Abstract: No abstract text available
    Text: Lucent Technologies Bell Labs Innovations ATT3000 Series Field-Programmable Gate Arrays Features The ORCA Foundry for ATT3000 development sys­ tem provides automatic place and route of netlists. Logic and timing simulation are available as design verification alternatives. The design editor is used for


    OCR Scan     		PDF ATT3000 005002b

    Untitled

    Abstract: No abstract text available
    Text: Lattice T'Aie Lattice ispLSI and pLSI 2000 Family ï i I Corporation Features_ J Introduction to ispLSI and pLSI 2000 Family ispLSI and pLSI 2000 Family □ 154 M Hz System Perform ance □ 5.5 ns Pin-to-Pin Delay □ High Density 1,000-6,000 PLD Gates


    OCR Scan     		PDF 160-Pin 0212-80Bisp/2128 00413A 2128-100LM 2128-80LM

    w584

    Abstract: V068
    Text: Specifications ispLSI and pLSI 3256 Lattice ispLSrand pLSI 3256 I Semiconductor I Corporation High Density Programmable Logic Features Functional Block Diagram H1GH-DENSITY PROGRAMMABLE LOGIC — 128 I/O Pins — 11000 PLD Gates — 384 Registers — High Speed Global Interconnect


    OCR Scan     		PDF 0212Aisp/3256 3256-70LM 160-Pin 3256-70LG 167-Pin 3256-50LM 3256-50LG w584 V068

    Untitled

    Abstract: No abstract text available
    Text: Lattica ispLSI 3256 ;Semiconductor I Corporation High Density Programmable Logic Functional Block Diagram Features HIGH-DENSITY PROGRAMMABLE LOGIC — 128 1/0 Pins — 11000 PLD Gates — 384 Registers — High Speed Global Interconnect — W ide Input Gating for Fast Counters, State


    OCR Scan     		PDF 160-MQFP/3256 3256-70LM 160-Pin 3256-50LM 041A-08isp/3256

    Untitled

    Abstract: No abstract text available
    Text: Lattice ispLSr and pLSI‘ 2128 ; ” Semiconductor •■■ Corporation High-Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC — — — — — 6000 PLD Gates 128 I/O Pins, Eight Dedicated Inputs 128 Registers


    OCR Scan     		PDF 2128-100LT 176-Pin 2128-80LQ 160-Pin 2128-80LM* 2128-80LT 2128-100LQ

    Untitled

    Abstract: No abstract text available
    Text: Lattice is p L S ra n d pLSF 3256 High Density Programmable Logic Functional Block Diagram Features HIGH DENSITY PROGRAMMABLE LOGIC — High Speed Global Interconnect — 128 I/O Pins — 11000 PLD Gates — 384 Registers — Wide Input Gating for Fast Counters, State


    OCR Scan     		PDF ijf39 0212Aisp/3256 3256-70LM160 3256-70LG167 3256-50LM160 3256-50LG167 3256-50LG167

    D05G

    Abstract: No abstract text available
    Text: Data Sheet March 1995 •■ ^ ~ — AT&T Microelectronics ATT3000 Series Field-Programmable Gate Arrays Features ■ High performance: — Up to 270 MHz toggle rates — 4-input LUT delays < 3 ns ■ User-programmable gate arrays ■ Flexible array architecture:


    OCR Scan     		PDF ATT3000 XC3000 XC3100 TT3064 TT3090 005005b 00150bl D05G