Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    133PIN Search Results

    SF Impression Pixel

    133PIN Price and Stock

    MACOM JH-133-PIN

    HYBRID,QUADRATURE
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey JH-133-PIN Tray 10
    • 1 -
    • 10 $231.034
    • 100 $231.034
    • 1000 $231.034
    • 10000 $231.034
    Buy Now
    Mouser Electronics JH-133-PIN
    • 1 -
    • 10 $202.66
    • 100 $202.66
    • 1000 $202.66
    • 10000 $202.66
    Get Quote
    Richardson RFPD JH-133-PIN 4
    • 1 -
    • 10 $571.5
    • 100 $571.5
    • 1000 $571.5
    • 10000 $571.5
    Buy Now

    133PIN Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    REELS

    Abstract: CABGA 56
    Text: Product Bulletin November 2010 #PB1240I Lattice Ordering Guidelines for Custom Product and Tape and Reel Introduction Lattice “Custom Products” include the following: • Factory Pre-Programming Encryption & Non-Encryption  Custom Processing (Including custom testing, restricted material set, custom product


    Original
    PDF PB1240I 20-Pin 24-Pin 1-800-LATTICE REELS CABGA 56

    PLSI 1016-60LJ

    Abstract: PAL 007 pioneer pal16r8 programming algorithm PAL 008 pioneer lattice 1016-60LJ ISP Engineering Kit - Model 100 PLSI-2064-80LJ GAL16v8 programmer schematic GAL programming Guide ispLSI 2064-80LT
    Text: Lattice Semiconductor Data Book 1996 Click on one of the following choices: • Table of Contents • Data Book Updates & New Products • Go to Main Menu 1996 Lattice Semiconductor Corporation. All rights reserved. ispLSI and pLSI Product Index Pins Density


    Original
    PDF 1016E 1032E 20ters 48-Pin 304-Pin PLSI 1016-60LJ PAL 007 pioneer pal16r8 programming algorithm PAL 008 pioneer lattice 1016-60LJ ISP Engineering Kit - Model 100 PLSI-2064-80LJ GAL16v8 programmer schematic GAL programming Guide ispLSI 2064-80LT

    Untitled

    Abstract: No abstract text available
    Text: Package Diagrams Index of Package Diagrams 100-Pin TQFP . 100-Ball BGA . 120-Pin PQFP .


    Original
    PDF 100-Pin 100-Ball 120-Pin 128-Pin 133-Pin 144-Ball 160-Pin 176-Pin

    Actel A1425

    Abstract: DLM8 pin diagram for all 74 series ttl gates A1425 A1425A-3 A1460A-3 177-Pin
    Text: N EW! –3 S peeds ACT 3 Field Programmable Gate Arrays Features • Highly Predictable Performance with 100% Automatic Placement and Routing • 7.5 ns Clock-to-Output Times • Up to 250 MHz On-Chip Performance • Up to 228 User-Programmable I/O Pins


    Original
    PDF 20-pin Actel A1425 DLM8 pin diagram for all 74 series ttl gates A1425 A1425A-3 A1460A-3 177-Pin

    1048C

    Abstract: cpga 476 1048C50LQI 1048C-70
    Text: Specifications ispLSI and pLSI 1048C ® ispLSI and pLSI 1048C High-Density Programmable Logic Functional Block Diagram • HIGH-DENSITY PROGRAMMABLE LOGIC — 8000 PLD Gates — 96 I/O Pins, 12 Dedicated Inputs, 2 Global Output Enables — 288 Registers


    Original
    PDF 1048C Military/883 1048C cpga 476 1048C50LQI 1048C-70

    LATTICE plsi 3000 SERIES cpld

    Abstract: LATTICE plsi architecture 3000 SERIES speed LATTICE 3000 SERIES speed performance LATTICE 3000 SERIES cpld GAL programmer schematic CPLD 7000 SERIES speed performance of Lattice - PLSI Architecture LATTICE 3000 SERIES cpld architecture LATTICE 3000 SERIES cpld pin to pin delay LATTICE 3000 family architecture
    Text: Introduction to ispLSI Families ispLSI 1000 and 1000E: The Premier High Density Family The ispLSI Families Lattice Semiconductor Corporation’s LSC in-system programmable Large Scale Integration (ispLSI) Families are the logical choice for your next design project. They’re


    Original
    PDF 1000E: 44-pin 128-pin 2000/V: LATTICE plsi 3000 SERIES cpld LATTICE plsi architecture 3000 SERIES speed LATTICE 3000 SERIES speed performance LATTICE 3000 SERIES cpld GAL programmer schematic CPLD 7000 SERIES speed performance of Lattice - PLSI Architecture LATTICE 3000 SERIES cpld architecture LATTICE 3000 SERIES cpld pin to pin delay LATTICE 3000 family architecture

    1048C

    Abstract: No abstract text available
    Text: Specifications ispLSI and pLSI 1048C ispLSI and pLSI 1048C ® High-Density Programmable Logic Functional Block Diagram Output Routing Pool Output Routing Pool F7 F6 F5 F4 F3 F2 F1 F0 E7 E6 E5 E4 E3 E2 E1 E0 D7 A2 A4 IG N D Q Logic Global Routing Pool GRP


    Original
    PDF 1048C Military/883 1048C

    A3200DX

    Abstract: DIODE 044 1334 smd 5962-9215602MXA 5962-9552001MYC A1280XL A32100DX A32140DX 5962-9215602MYA A32300DX Resistor SMD 310
    Text: HiRel Field Programmable Gate Arrays Features 3200DX • Highly Predictable Performance with 100 Percent Automatic Placement and Routing • 100 MHz System Logic Integration • Device Sizes from 1200 to 30,000 gates • Highest Speed FPGA SRAM, up to 4 Kbits Configurable


    Original
    PDF 3200DX 1200XL A3200DX DIODE 044 1334 smd 5962-9215602MXA 5962-9552001MYC A1280XL A32100DX A32140DX 5962-9215602MYA A32300DX Resistor SMD 310

    SH7144

    Abstract: SH7145 134Pin PSTB
    Text: APPLICATION NOTE SH7145F Asynchronous Serial Data Transmission/Reception Summary The SH7144 series is a single-chip microprocessor based on the SH-2 RISC Reduced Instruction Set Computer CPU core and integrating a number of peripheral functions. This application note describes asynchronous serial data transmission/reception using the SCI


    Original
    PDF SH7145F SH7144 SH7145F. REJ06B0357-0100O/Rev SH7145 134Pin PSTB

    416-ball

    Abstract: 1152-ball 132-ball lattice fpbga 484 FPBGA
    Text: Product Bulletin April 2009 #PB1240H Lattice Ordering Guidelines for Custom Product and Tape and Reel Introduction Lattice “Custom Products” include the following: • Factory Programming • Custom Processing • Custom Testing • Custom Marking •


    Original
    PDF PB1240H 20-Pin 24-Pin 28-Pin 416-ball 1152-ball 132-ball lattice fpbga 484 FPBGA

    gal16v8b

    Abstract: GAL16V8B-15LD GAL22V10B-20LD 5962-8984104LA GAL22V10B GAL22V10B-15LD GAL16V8 GAL16V8C-7LD 5962-8984103LA smd guide book
    Text: Military Ordering Information Lattice Semiconductor Corporation LSC offers the most comprehensive line of high- and low-density military E2CMOS Programmable Logic Devices. LSC recognizes the trend in military device procurement towards using SMD compliant devices and encourages customers to


    Original
    PDF 1016-60LH/883 5962-9476201MXC 44-Pin 68-Piy gal16v8b GAL16V8B-15LD GAL22V10B-20LD 5962-8984104LA GAL22V10B GAL22V10B-15LD GAL16V8 GAL16V8C-7LD 5962-8984103LA smd guide book

    GAL 6001 programming Guide

    Abstract: GAL programming Guide LQ128 16v8z gal16lv8c GAL16V8D GAL20V8B GAL22V10D sample 84 pin plcc lattice dimension pAL programming Guide
    Text: Product Selector Guide September 2000 Lattice ISP Solutions Introduction ispMACH and ispLSI Lattice Semiconductor has developed three product lines, and associated design software, that allow you to design industryleading, reconfigurable systems today! Programmable logic designers continue to make demands that


    Original
    PDF 16-pin PAC-SYSTEM10 ispPAC10 PAC-SYSTEM20 ispPAC20 PAC-SYSTEM80 ispPAC80 GAL 6001 programming Guide GAL programming Guide LQ128 16v8z gal16lv8c GAL16V8D GAL20V8B GAL22V10D sample 84 pin plcc lattice dimension pAL programming Guide

    isplsi1048c

    Abstract: TQFP 144 PACKAGE lattice
    Text: Introduction to ispLSI and pLSI 1000/E Families ® ispLSI and pLSI 1000 and 1000E Families Introduction Lattice Semiconductor Corporation’s LSC ispLSI and pLSI families are high-density and high-performance E2CMOS ® programmable logic devices. They provide


    Original
    PDF 1000/E 1000E 44-Pin 133-Pin isplsi1048c TQFP 144 PACKAGE lattice

    GAL20V8B-15LD

    Abstract: 5962-8984104LA 5962-9476101MXC 5962-8984106LA GAL22V10D-10LD/883 GAL16V8D-15LR/883 5962-8983901RA GAL16V8D 5962-8983902RA 5962-8984102LA GAL16V8D-10LD
    Text: Military Ordering Information using SMD compliant devices and encourages customers to use the SMD number where it exists, when ordering parts. Listed below are LSC’s military qualified devices and their corresponding SMD numbers. Please contact your local Lattice representative for the latest product


    Original
    PDF 1016-60LH/883 44-Pin 1024-60LH/C 1032-60LG/883 962-89840023A GAL20V8B-20LR/883 5962-9476101MXC 1024-60LH/883 5962-8984002LA GAL20V8B-20LD/883 GAL20V8B-15LD 5962-8984104LA 5962-9476101MXC 5962-8984106LA GAL22V10D-10LD/883 GAL16V8D-15LR/883 5962-8983901RA GAL16V8D 5962-8983902RA 5962-8984102LA GAL16V8D-10LD

    WE32100

    Abstract: ALI m7 101b WE32104
    Text: WE 32104 DMA Controller Description The WE 32104 DMA Controller DMAC is a mem ory-mapped peripheral device that performs memory-to-memory, memory fill, mem ory-to-peripheral, and peripheral-tomemory data transfers quickly and efficiently. The DMAC contains specialized hardware that


    OCR Scan
    PDF 32-bit 133-pin 225pF) WE32100 ALI m7 101b WE32104

    equivalent of transistor tt 2148

    Abstract: equivalent of transistor tt 2146 equivalent for transistor tt 2146 transistor TT 2146 TT 2146 M4 A4 TPC1280 TT 2146 M4 D3 TRANSISTOR TT 2158 TT 2146 M4 G4 str z 2154
    Text: TPC12 SERIES CMOS FIELD-PROGRAMMABLE GATE ARRAYS SRFS002C - D3963, DECEMBER 1991 - REVISED FEBRUARY 1993 • Three Arrays With Increased Densities • Up to 8000 Equivalent Gate Array Gates • • Supported by Tl Action Logic System TI-ALS Software •


    OCR Scan
    PDF TPC12 SRFS002C D3963, 50-MHz equivalent of transistor tt 2148 equivalent of transistor tt 2146 equivalent for transistor tt 2146 transistor TT 2146 TT 2146 M4 A4 TPC1280 TT 2146 M4 D3 TRANSISTOR TT 2158 TT 2146 M4 G4 str z 2154

    WE32104

    Abstract: we32100 DMAC
    Text: WE 32104 DMA Controller Description The WE 32104 DMA Controller DMAC is a memory-mapped peripheral device that performs memory-to-memory, memory fill, memory-to-peripheral, and peripheral-tomemory data transfers quickly and efficiently. The DMAC contains specialized hardware that


    OCR Scan
    PDF 32-bit 133-pin 225pF) WE32104 we32100 DMAC

    SiS 486 schematic

    Abstract: No abstract text available
    Text: Accelerator Series FPGAs - ACT 3 Family Features • Replaces up to twenty 32 macro-cell CPLDs • Up to 10,000 Gate Array Equivalent Gates up to 25,000 equivalent P L IJ Gates • Replaces up to one hundred 20-pin PAL Packages • Highly Predictable Performance with 100% Automatic


    OCR Scan
    PDF 20-Pin A14100 SiS 486 schematic

    Untitled

    Abstract: No abstract text available
    Text: Lattice' | Semiconductor I Corporation ispLSI9 and pLSt 1048C High-Density Programmable Logic Features Functional Block Diagram HIGH-DENSITY PROGRAMMABLE LOGIC — 8000 PLD Gates — 96 I/O Pins, 12 Dedicated Inputs, 2 Global Output Enables — 288 Registers


    OCR Scan
    PDF 1048C ispLS110 128-P 128-Pin 133-Pin 041A-48C

    WE-DSP32C

    Abstract: we dsp32 7495 4-bit shift register dsp32c WEDSP32 dsp32 att OXE800 AT&T dsp32 PDB11 sy 164
    Text: NOV i l 19M . Data Sheet ^ AT&T r Microelectronics WIE DSP32C Digital Signal Processor Introduction Description AT&T is the industry leader in floating-point digital signal processing. AT&T's DSP32 architecture was introduced in 1985 and is now the accepted


    OCR Scan
    PDF DSP32C DSP32 24-hour DS91-051DMQS DS89-060DMQS) WE-DSP32C we dsp32 7495 4-bit shift register WEDSP32 dsp32 att OXE800 AT&T dsp32 PDB11 sy 164

    WEDSP32C

    Abstract: No abstract text available
    Text: — * Microelectronics WE DSP32C Digital Signal Processor Introduction Description AT&T is the industry leader in floating-point digital signal processing. AT&T's DSP32 architecture was introduced in 1985 and is now the accepted standard in the speech, signal processing,


    OCR Scan
    PDF DSP32C DSP32 32bit, DSP32, DS91-051D 005002b WEDSP32C

    Untitled

    Abstract: No abstract text available
    Text: Lattice' ispLSr and pLSr 1048C | Semiconductor I Corporation High-Density Programmable Logic Features Functional Block Diagram HIGH-DENSITY PROGRAMMABLE LOGIC — 8000 PLD Gates — 96 I/O Pins, 12 Dedicated Inputs, 2 Global Output Enables — 288 Registers


    OCR Scan
    PDF 1048C 1048C-70LQ 128-Pin ispLS11048C-50LQ I1048C -70LQ I1048C-50LQ

    Untitled

    Abstract: No abstract text available
    Text: h /99, æ & c M ! ACT 3 Field Programmable Gate Arrays Features Preliminary Description 10 ns Clock-to-Output Times The ACT 3 family, based on Actel’s proprietary PLICE antifuse technology and 0.8-micron double-metal, double-poly CMOS process, offers a high-performance programmable solution


    OCR Scan
    PDF 133-Pin 160-Pin 207-Pln 208-Pln

    WE-DSP16

    Abstract: wedsp16
    Text: Preliminary Data Sheet WE DSP16 Digital Signal Processor Description The WEDSP16 Digital Signal Processor is a 16-bit high-speed programmable integrated circuit. The device is fabricated in low-power CMOS technology. The standard DSP16 device described in this data sheet is packaged in an 84pin plastic leaded chip carrier. A military version


    OCR Scan
    PDF DSP16 WEDSP16 16-bit 84pin 133pin DSP16 3-02A/03/04 DS88-145DMOS WE-DSP16