MX25U4035
Abstract: MX25U8035 PM1394 land pattern for Uson
Text: MX25U4035 MX25U8035 MX25U4035/MX25U8035 DATASHEET P/N: PM1394 1 REV. 1.0, MAR. 09, 2009 MX25U4035 MX25U8035 Contents FEATURES. 5
|
Original
|
PDF
|
MX25U4035
MX25U8035
MX25U4035/MX25U8035
PM1394
MX25U4035
MX25U8035
PM1394
land pattern for Uson
|
Sony IMX 183
Abstract: Sony sony cmos sensor imx 178 Sony imx 214 Sony ImX 252 sony cmos sensor imx 226 Sony IMX 219 CMOS Sony "IMX 219" CMOS sony IMX 322 cmos sony cmos sensor imx 185
Text: i.MX 6Solo/6DualLite Applications Processor Reference Manual Document Number: IMX6SDLRM Rev. 1, 04/2013 i.MX 6Solo/6DualLite Applications Processor Reference Manual, Rev. 1, 04/2013 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1
|
Original
|
PDF
|
|
RF2713
Abstract: SOIC-14 gilbert cell mixer
Text: RF2713 QUADRATURE MODULATOR/DEMODULATOR RoHS Compliant & Pb-Free Product Typical Applications • Digital and Analog Receivers and • Spread-Spectrum Communication Systems • Interactive Cable Systems Transmitters • High Data Rate Digital Communications
|
Original
|
PDF
|
RF2713
RF2713
100kHz
250MHz,
132MHz,
265MHz,
SOIC-14
gilbert cell mixer
|
analog devices clx
Abstract: No abstract text available
Text: March 1997 ML6510 Series Programmable Adaptive Clock Manager PACMan GENERAL DESCRIPTION FEATURES The ML6510 (Super PACMan™) is a Programmable Adaptive Clock Manager which offers an ideal solution for managing high speed synchronous clock distribution in
|
Original
|
PDF
|
ML6510
ML6510
analog devices clx
|
L49713
Abstract: LME49713 LME49713MA M08A lme49
Text: LME49713 High Performance, High Fidelity Current Feedback Audio Operational Amplifier General Description • Input Noise Density 1.9nV/√Hz typ The LME49713 is an ultra-low distortion, low noise, ultra high slew rate current feedback operational amplifier optimized
|
Original
|
PDF
|
LME49713
LME49713
L49713
LME49713MA
M08A
lme49
|
45937
Abstract: 45580 sis 648 data 7457 frequency divider SiS chipset 486 7815 2A PCI 6602 sdr 20000 sis 6205 ICS952011
Text: ICS952011 Integrated Circuit Systems, Inc. Programmable Timing Control Hub for P4™ processor Recommended Application: SIS 645/645DX/648/650 style chipsets. Output Features: • 2 - Pairs of differential CPUCLKs differential current mode • 1 - SDRAM @ 3.3V
|
Original
|
PDF
|
ICS952011
645/645DX/648/650
12/48MHZ
24/48MHz,
318MHz.
500ps
150ps
O-118
ICS952011yFT
721A--07/29/03
45937
45580
sis 648 data
7457 frequency divider
SiS chipset 486
7815 2A
PCI 6602
sdr 20000
sis 6205
ICS952011
|
Untitled
Abstract: No abstract text available
Text: RF2713 Preliminary 48$'5$785 02'8/$725'(02'8/$725 7\SLFDO $SSOLFDWLRQV • Digital and Analog Receivers and Transmitters • Spread-Spectrum Communication Systems • Interactive Cable Systems • High Data Rate Digital Communications • Portable Battery-Powered Equipment
|
Original
|
PDF
|
RF2713
RF2713
100kHz
250MHz,
265MHz,
132MHz,
|
Untitled
Abstract: No abstract text available
Text: 140MHz SAW Filter 7MHz Bandwidth China Electronics Technology Group Corporation No.26 Research Institute SIPAT Co., Ltd. Part Number: LB140DS38 www.sipatsaw.com Features For IF SAW filter Single-ended operation Ceramic Surface Mount Package Small size
|
Original
|
PDF
|
140MHz
LB140DS38
2002/95/EC)
75MHz
75MHz)
|
MPC5554 instruction set
Abstract: mpc5554 emios MPC5554 MPC5554 flexCAN mpc5554 ebi MPC5554 GPIO nexus 5001 MPC5500 Nexus S JTAG pins MPC5554 "pin compatible"
Text: Freescale Semiconductor Product Brief MPC5554PB Rev. 2.1, 06/2005 MPC5554 Microcontroller Product Brief The MPC5554 is the first member of a family of next generation microcontrollers based on the PowerPC Book E architecture that enhances the PowerPC architecture’s fit in embedded applications. It is 100%
|
Original
|
PDF
|
MPC5554PB
MPC5554
32-bit
e200z6
64-channel
MPC5554 instruction set
mpc5554 emios
MPC5554 flexCAN
mpc5554 ebi
MPC5554 GPIO
nexus 5001
MPC5500
Nexus S JTAG pins
MPC5554 "pin compatible"
|
M27M6V
Abstract: ARMv6-M Architecture Reference Manual M27M5V
Text: Freescale Semiconductor, Inc. Data Sheet: Technical Data Document Number: KL27P64M48SF2 Rev. 5, 04/2015 Kinetis KL27 Microcontroller MKL27Z32Vxx4 R MKL27Z64Vxx4(R) 48 MHz ARM Cortex®-M0+ and 32/64 KB Flash The KL27 series is optimized for cost-sensitive and batterypowered applications requiring low-power USB connectivity. The
|
Original
|
PDF
|
KL27P64M48SF2
MKL27Z32Vxx4
MKL27Z64Vxx4
M27M6V
ARMv6-M Architecture Reference Manual
M27M5V
|
pcr 606 transistor
Abstract: 9000 044 053
Text: Freescale Semiconductor Order Number MPC5554 Rev. 1.1.3, June/2005 MPC5554 Microcontroller Data Sheet 32-bit Embedded Controller Division This document provides electrical specifications, pin assignments, and package diagrams for the MPC5554 microcontroller device. For functional characteristics,
|
Original
|
PDF
|
MPC5554
June/2005
32-bit
MPC5553/MPC5554
MPC5553/MPC5554RM)
pcr 606 transistor
9000 044 053
|
MPC5554 instruction set
Abstract: mpc5554 emios mpc5554 MPC5554P eMIOS channel is set up to drive the eTPU mpc5554 ebi MPC5554 GPIO nexus 5001 MPC5500 MPC5554 ADC
Text: Freescale Semiconductor Product Brief MPC5554PB Rev. 2.2, 02/2006 MPC5554 Microcontroller Product Brief The MPC5554 is the first member of a family of next generation microcontrollers based on the PowerPC Book E architecture that enhances the PowerPC architecture’s fit in embedded applications. It is 100%
|
Original
|
PDF
|
MPC5554PB
MPC5554
32-bit
e200z6
64-channel
MPC5554 instruction set
mpc5554 emios
MPC5554P
eMIOS channel is set up to drive the eTPU
mpc5554 ebi
MPC5554 GPIO
nexus 5001
MPC5500
MPC5554 ADC
|
A09t
Abstract: CQX 89
Text: DM2223/2233 Multibank Burst EDO EDRAM 512Kb x 8 Enhanced Dynamic RAM Enhanced Memory Systems Inc. Product Specification Features 8Kbit SRAM Cache Memory for 12ns Random Reads Within Four Active Pages Multibank Cache • Fast 4Mbit DRAM Array for 30ns Access to Any New Page
|
Original
|
PDF
|
DM2223/2233
512Kb
DM2223T
A09t
CQX 89
|
MPC5554
Abstract: "DC Motors" AN2846 MPC5500 Configuration and Initialization AN2353 AN2864 MCF5235 MPC5500
Text: Freescale Semiconductor Application Note Document Number: AN2846 Rev. 0, 04/2005 Using the Analog Sensing for DC Motors ASDC eTPU Function Covers the MCF523x, MPC5500, and all eTPU-equipped Devices by: Milan Brejl, Michal Princ System Application Engineers, Roznov Czech System Center
|
Original
|
PDF
|
AN2846
MCF523x,
MPC5500,
MCF523x
MPC5500
MPC5554
"DC Motors"
AN2846
MPC5500 Configuration and Initialization
AN2353
AN2864
MCF5235
|
|
|
D0-35
Abstract: u327
Text: Enhanced Memory Systems Inc. DM1M36SJ6/DM1M32SJ6 Multibank EDO 1Mbx36/1Mbx32 Enhanced DRAM SIMM Product Specification Features Architecture The DM1M36SJ achieves 1Mb x 36 density by mounting nine 1Mb x 4 EDRAMs, packaged in 28-pin plastic SOJ packages, on a multilayer substrate. Eight DM2242
|
Original
|
PDF
|
DM1M36SJ6/DM1M32SJ6
1Mbx36/1Mbx32
DM1M36SJ
28-pin
DM2242
DM2252
DM1M32SJ6
DM1M36SJ6
D0-35
u327
|
RDPS-PH073
Abstract: No abstract text available
Text: YCL PH166467 10/100Base SMD Transformer module Feature ♦Primary inductance 400µH min. with 8mA DC Bias ♦ Designed to meet IEEE802.3u requirement. Specifications Parameter Inductance Turn Ratio Condition Pin 15-14 /(7-6) Pin(15-14):(2-3) Pin(7-6) : (11-10)
|
Original
|
PDF
|
PH166467
10/100Base
IEEE802
1-32MHz
60MHz
100MHz
1-10MHz
30MHz
40MHz
RDPS-PH073
|
Untitled
Abstract: No abstract text available
Text: LM E 49713 LME49713 High Performance, High Fidelity Current Feedback Audio Operational Amplifier Texa s In s t r u m e n t s Literature Number: SNAS386E June 2, 2010 LME49713 High Performance, High Fidelity Current Feedback Audio Operational Am plifier General Description
|
OCR Scan
|
PDF
|
LME49713
SNAS386E
LME49713
|
Untitled
Abstract: No abstract text available
Text: Enhanced H I V f e m o iy S y s t e m s In c . DM4M32SJ6 M ultibank EDO 4Mb x 32 Enhanced DRAM SIMM Product Specification Features A rchitecture • Four Integrated 2,048 x 32 SRAM Cache Row Registers Allows 12ns Random Reads Within 4 Active Pages Multibank Cache
|
OCR Scan
|
PDF
|
DM4M32SJ6
454-Gbyte/sec
DM4M32SJ
|
OFW 361
Abstract: bmg 2 1GG7
Text: • 1007E47 Enhanced Memory Systems Inc. OOOOGbb 361 ■ DM2223/2233Multibank BurstEDOEDRAM 512Kb x 8 Enhanced Dynamic RAM Preliminary Datasheet Features ■ 8Kbit SRAM Cache Memory for 15ns Random Reads Within Four Active Pages Multibank Cache ■ Fast 4Mbit DRAM Array for 35ns Access to Any New Page
|
OCR Scan
|
PDF
|
1007E47
DM2223/2233Multibank
512Kb
DM2223TME
10D7E47
OFW 361
bmg 2
1GG7
|
Untitled
Abstract: No abstract text available
Text: ö QS5917T-T Low Skew CM OS PLL Clock Driver With Integrated Loop Filter Q uality Semiconductor, I nc. FEATURES DESCRIPTION • • • • 2xQ output, Q/2 output, Q output Outputs tri-state while RST low Internal loop tilter RC network Low noise TTL level outputs
|
OCR Scan
|
PDF
|
QS5917T-T
500ps
132MHz
MC88915
-300mA
28-pin
QS5917T-T
150ps
DSL-00060-06
|
Untitled
Abstract: No abstract text available
Text: March 1997 ro Linear ML6500 Programmable Adaptive Clock Manager PACMan GENERAL DESCRIPTION FEATURES The ML6500 (PACMan™) is a Programmable Adaptive Clock Manager which offers an ideal solution for managing high speed synchronous clock distribution in
|
OCR Scan
|
PDF
|
ML6500
ML6500
ML6508
|
M1-6508
Abstract: M16508 ML6508CQ
Text: March J997 % M i c r o L in e a r ML6508 Programmable Adaptive Clock Manager PACMan GENERAL DESCRIPTION FEATURES The ML6508 is a Programmable Adaptive Clock Manager which offers an ideal solution forma nag ng high speed synchronous clock distribution in next generation, high
|
OCR Scan
|
PDF
|
ML6508
ML6508
80MHz.
M16500
ML6500
ML6500
M1-6508
M16508
ML6508CQ
|
Untitled
Abstract: No abstract text available
Text: JUL 2 e 1993 May 1993 ADVANCED INFORMATION Micro Linear M L 6 5 00/08 Programmable Adaptive Clock Manager PACMan G EN ERA L D ESCR IPTIO N FEATURES The Programmable Adaptive Clock Manager (PACMan™), ML6500 is a single chip PLL clock generator that provides
|
OCR Scan
|
PDF
|
ML6500
CA95131
|
Untitled
Abstract: No abstract text available
Text: March 1997 MgL Micro Linear ML6500 Programmable Adaptive Clock Manager PACMan GENERAL DESCRIPTION FEATURES The M L6500 (PACM an™) is a Programmable Adaptive Clock Manager which offers an ideal solution for managing high speed synchronous clock distribution in
|
OCR Scan
|
PDF
|
ML6500
L6500
L6500
|
