Untitled
Abstract: No abstract text available
Text: IDT74LVC139A 3.3V CMOS DUAL ADVANCE INFORMATION 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER, 5 VOLT TOLERANT I/O DESCRIPTION: FEATURES: - 0.5 M IC R O N C M O S T e c h n o lo g y E SD > 2 0 0 0 V p e r M IL -S T D -8 8 3 , M e th o d 3 0 1 5 ; > 2 0 0 V using m a c h in e m o d e l C = 2 0 0 p F , R = 0
|
OCR Scan
|
IDT74LVC139A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS 9-BIT, 4-PORT IDT74ALVCH16409 UNIVERSAL BUS EXCHANGER ADVANCE INFORMATION WITH 3-STATE OUTPUTS AND BUS-HOLD DESCRIPTION: FEATURES: - 0.5 MICRON CMOS Technology Typical tsK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
|
OCR Scan
|
IDT74ALVCH16409
250ps
MIL-STD-883,
200pF,
635mm
ALVCH16409
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS FEATURES: - IDT74ALVC16834 DESCRIPTION: This 18-bit universal bus driver is built using advanced dual metal CMOS technology. Data flow from A to Y is con trolled by the output-enable OE . The device operates in
|
OCR Scan
|
18-BIT
IDT74ALVC16834
18-bit
ALVC16834
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS AND BUS-HOLD FEATURES: IDT74ALVCHR162269A onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.
|
OCR Scan
|
12-BIT
24-BIT
IDT74ALVCHR162269A
24-bit
12-BITTO
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD D E S C R IP TIO N : FE A T U R E S : - 0.5 MICRON CM OS Technology Typical tSK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
|
OCR Scan
|
250ps
MIL-STD-883,
200pF,
635mm
ALVCH373:
IDT74ALVCH373
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O DESCRIPTION: FEATURES: - 0.5 MICRON CMOS Technology ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model C = 200pF, R = 0 1,27mm pitch SOIC, 0.65mm pitch SSOP and
|
OCR Scan
|
MIL-STD-883,
200pF,
LVC128A
IDT74LVC128A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD FE A T U R E S : - 0.5 MICRON CMOS Technology - Typical tSK o (Output Skew) < 250ps - ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
|
OCR Scan
|
250ps
MIL-STD-883,
200pF,
635mm
ALVCH374:
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS BE :888í:i8fí¡ IDT74ALVC244 ADVANCE INFORMATION D E S C R IP TIO N : FE A T U R E S : - 0.5 MICRON CMOS Technology - Typical tSK o (Output Skew) < 250ps - ESD > 2000V per MIL-STD-883, Method 3015; technology. The ALVC244 is organized as two 4-bit line drivers with
|
OCR Scan
|
IDT74ALVC244
250ps
MIL-STD-883,
ALVC244
200pF,
635mm
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS OCTAL BUS TRANSCEIVER AND 3.3V TO 5V SHIFTER WITH 3-STATE OUT PUTS AND 5 VOLT TOLERANT I/O FE A T U R E S : - 0.5 MICRON CMOS Technology ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model C = 200pF, R = 0 - 1,27mm pitch SOIC, 0.65mm pitch SSOP,
|
OCR Scan
|
MIL-STD-883,
200pF,
635mm
LVC4245A:
IDT74LVC4245A
|
PDF
|
tl 4226 G
Abstract: No abstract text available
Text: 3.3V CMOS 20-BIT TRANSPARENT LATCHES IDT74ALVCH16841 IDT74ALVCH162841 IDT74ALVC16841 ADVANCE INFORMATION FEATURES: DESCRIPTION: • Common features: The ALVCH16841 20-bit transparent transparent D-type latches are built using advanced dual metal CMOS technol
|
OCR Scan
|
20-BIT
IDT74ALVCH16841
IDT74ALVCH162841
IDT74ALVC16841
ALVCH16841
20-bit
10-bit
ALVCH16x841
tl 4226 G
|
PDF
|
DIODE A118
Abstract: No abstract text available
Text: m I 3.3 V CMOS 18-BIT READ/WRITE BUFFER WITH BUS-HOLD ;ï I »««sai j %• % . FE A T U R E S : - 0.5 MICRON CMOS Technology - Typical - tsK o IDT74ALVCH16701 D E S C R IP T IO N : This 18-bit read/write buffer is built using advanced dual metal CMOS
|
OCR Scan
|
18-BIT
IDT74ALVCH16701
250ps
MIL-STD-883,
200pF,
635mm
ALVCH16701:
S056-1)
S056-2)
S056-3)
DIODE A118
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS AND BUS-HOLD FEATURES: - 0.5 MICRON CMOS Technology ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model C = 200pF, R = 0 - IDT74LVCH646A B bus is clocked into the registers on the low-to-high transition of the
|
OCR Scan
|
IDT74L
VCH646A
MIL-STD-883,
200pF,
635mm
LVCH646A:
S024-2)
S024-7)
S024-8)
S024-9)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS 10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O FEATURES: - DESCRIPTION: 0 .5 M IC R O N C M O S T e c h n o lo g y E SD > 2 0 0 0 V p e r M IL -S T D -8 8 3 , M e th o d 3 0 1 5 ; > 2 0 0 V using m a c h in e m o d e l C = 2 0 0 p F , R = 0
|
OCR Scan
|
10-BIT
IDT74LVC861A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS HEX SCHMITT-TRIGGER INVERTER, 5 VOLT TOLERANT I/O DESCRIPTION: FEATURES: - 0.5 M IC R O N C M O S Technology E S D > 2 0 0 0 V per M IL -S T D -8 8 3 , Method 3 0 15; > 2 0 0 V using m achine model C = 2 0 0 p F , R = 0 1 ,27m m pitch S O IC , 0.6 5 m m pitch S S O P and
|
OCR Scan
|
11PLH2
tPLH11
IDT74LVC14A
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS AND BUS-HOLD FEATURES: - onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors. Data is stored in the internal B-port registers on the lowto-high transition of the clock CLK input when the appro
|
OCR Scan
|
12-BIT
24-BIT
24-bit
IDT74ALVCH16269
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS 16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS, 3-STATE OUTPUTS, AND BUS-HOLD FEATURES: - 0.5 MICRON CMOS Technology - Typical - ESD > 2000V per MIL-STD-883, Method 3015; tsK o (Output Skew) < 250ps > 200V using machine model (C = 200pF, R = 0)
|
OCR Scan
|
16-BIT
32-BIT
MIL-STD-883,
250ps
200pF,
IDT74ALVCHG162280
2975StenderW
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IDT74ALVCH32501 3.3V CMOS 32-BIT UNIVERSAL ADVANCE INFORMATION BUSTRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD FEATURES: - DESCRIPTION: 0.5 MICRON CMOS Technology Typical tsK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
|
OCR Scan
|
IDT74ALVCH32501
32-BIT
250ps
MIL-STD-883,
200pF,
ALVCH32501
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD DESCRIPTION: FEATURES: - 0.5 MICRON CMOS Technology Typical tS K o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
|
OCR Scan
|
250ps
MIL-STD-883,
200pF,
635mm
ALVCH374
IDT74ALVCH374
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS BE :888í:i8fí¡ FE A T U R E S : - 0.5 MICRON CMOS Technology - Typical tSK o (Output Skew) < 250ps - ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) - 1,27mm pitch SOIC, 0.65mm pitch SSOP,
|
OCR Scan
|
250ps
MIL-STD-883,
200pF,
635mm
ALVC245:
IDT74ALVC245
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD FE A T U R E S : - 0.5 MICRON CM OS Technology Typical tSK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) 1,27mm pitch SO IC, 0.65mm pitch SSO P ,
|
OCR Scan
|
250ps
MIL-STD-883,
200pF,
635mm
ALVCH245:
IDT74ALVCH245
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER, 5 VOLT TOLERANT I/O DESCRIPTION: FEATURES: - 0.5 MICRON CM O S Technology ESD > 2000V per M IL-STD -883, M ethod 3015; > 200V using m achine m odel C = 200pF, R = 0 1.27mm pitch SOIC, 0.635m m pitch QSOP,
|
OCR Scan
|
200pF,
LVC158A:
IDT74LVC158A
LVC158A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: nicfe/ 3.3V CMOS 32-BIT BUFFER/LINE DRIVER WITH 5 VOLT TOLERANT I/O IDT74LVCH36244A PRODUCT PREVIEW Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • Common features: These 32-bit buffer/line drivers are built using advanced dual metal CMOS technology. These high-speed, low power
|
OCR Scan
|
32-BIT
IDT74LVCH36244A
250ps
MIL-STD-883,
200pF,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IDT74ALVCH162832 3.3V CMOS 1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER ADVANCE INFORMATION WITH 3-STATE OUTPUTS AND BUS-HOLD FEATURES: - DESCRIPTION: 0.5 MICRON CMOS Technology Typical tsK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
|
OCR Scan
|
IDT74ALVCH162832
250ps
MIL-STD-883,
200pF,
busPLH11
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS AND BUS-HOLD FE A T U R E S : - 0.5 MICRON CMOS Technology - Typical tSK o (Output Skew) < 250ps - ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) - 1,27mm pitch SOIC, 0.65mm pitch SSOP,
|
OCR Scan
|
250ps
MIL-STD-883,
200pF,
635mm
ALVCH244:
|
PDF
|